

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Active
Core Processor	H8S/2000
Core Size	16-Bit
Speed	10MHz
Connectivity	IrDA, SCI
Peripherals	POR, PWM, WDT
Number of I/O	74
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 8x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 75°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/df2144avte10v

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	12.3.2	Compare-Match Timing	363
	12.3.3	TCNT External Reset Timing	364
	12.3.4	Timing of Overflow Flag (OVF) Setting	365
	12.3.5	Operation with Cascaded Connection	365
	12.3.6	Input Capture Operation	367
12.4	Interru	pt Sources	369
12.5	8-Bit T	imer Application Example	370
12.6	Usage l	Notes	371
	12.6.1	Contention between TCNT Write and Clear	371
	12.6.2	Contention between TCNT Write and Increment	372
	12.6.3	Contention between TCOR Write and Compare-Match	373
	12.6.4	Contention between Compare-Matches A and B	374
	12.6.5	Switching of Internal Clocks and TCNT Operation	374
Secti	on 13	Timer Connection	377
13.1	Overvie	2W	377
	13.1.1	Features	377
	13.1.2	Block Diagram	377
	13.1.3	Input and Output Pins	379
	13.1.4	Register Configuration	380
13.2	Registe	r Descriptions	380
	13.2.1	Timer Connection Register I (TCONRI)	380
	13.2.2	Timer Connection Register O (TCONRO)	383
	13.2.3	Timer Connection Register S (TCONRS)	385
	13.2.4	Edge Sense Register (SEDGR)	387
	13.2.5	Module Stop Control Register (MSTPCR)	390
13.3	Operati	on	391
	13.3.1	PWM Decoding (PDC Signal Generation)	391
	13.3.2	Clamp Waveform Generation (CL1/CL2/CL3 Signal Generation)	393
	13.3.3	Measurement of 8-Bit Timer Divided Waveform Period	394
	13.3.4	IHI Signal and 2fH Modification	396
	13.3.5	IVI Signal Fall Modification and IHI Synchronization	398
	13.3.6	Internal Synchronization Signal Generation	
		(IHG/IVG/CL4 Signal Generation)	400
	13.3.7	HSYNCO Output	403
	13.3.8	VSYNCO Output	404
	13.3.9	CBLANK Output	405
Secti	on 14	Watchdog Timer (WDT)	407
14.1	Overvie	2W	407
	14.1.1	Features	407

Rev. 4.00 Sep 27, 2006 page xxxiii of xliv

8.3.3 Pin Functions in Each Mode

Mode 1

In mode 1, port 2 pins automatically function as address outputs. The port 2 pin functions are shown in figure 8.6.



Figure 8.6 Port 2 Pin Functions (Mode 1)

Modes 2 and 3 (EXPE = 1)

In modes 2 and 3 (when EXPE = 1), port 2 pins function as address outputs, PWM outputs, or I/O ports, and input or output can be specified on a bit-by-bit basis. When a bit in P2DDR is set to 1, the corresponding pin functions as an address output or PWM output, and when cleared to 0, as an input port. P27 to P24 are switched from address outputs to output ports by setting the IOSE bit to 1. P27 can be used as an on-chip supporting module output pin regardless of the P27DDR setting, but to ensure normal access to external space, P27 should not be set as an on-chip supporting module output pins.

The port 2 pin functions are shown in figure 8.7.



8.4.3 Pin Functions in Each Mode

Modes 1, 2, and 3 (EXPE = 1)

In modes 1, 2, and 3 (when EXPE = 1), port 3 pins automatically function as data I/O pins. The port 3 pin functions are shown in figure 8.10.



Figure 8.10 Port 3 Pin Functions (Modes 1, 2, and 3 (EXPE = 1))

Modes 2 and 3 (EXPE = 0)

In modes 2 and 3 (when EXPE = 0), port 3 functions as host interface data bus I/O pins (HDB7 to HDB0) or as I/O ports. When the HI12E bit is set to 1 in SYSCR2 and a transition is made to slave mode, port 3 functions as the host interface data bus. In slave mode, P3DR and P3DDR should be cleared to H'00. When the HI12E bit is cleared to 0, port 3 functions as an I/O port, and input or output can be specified on a bit-by-bit basis. When a bit in P3DDR is set to 1, the corresponding pin functions as an output port, and when cleared to 0, as an input port.

The port 3 pin functions are shown in figure 8.11.





Figure 8.11 Port 3 Pin Functions (Modes 2 and 3 (EXPE = 0))

8.4.4 MOS Input Pull-Up Function

Port 3 has a built-in MOS input pull-up function that can be controlled by software. This MOS input pull-up function can be used in modes 2 and 3 (when EXPE = 0), and can be specified as on or off on a bit-by-bit basis.

When a P3DDR bit is cleared to 0 in mode 2 or 3 (when EXPE = 0), setting the corresponding P3PCR bit to 1 turns on the MOS input pull-up for that pin.

The MOS input pull-up function is in the off state after a reset and in hardware standby mode. The prior state is retained in software standby mode.

Table 8.9 summarizes the MOS input pull-up states.

Table 8.9MOS Input Pull-Up States (Port 3)

Mode	Reset	Hardware Standby Mode	Software Standby Mode	In Other Operations
1, 2, 3 (EXPE = 1)	Off	Off	Off	Off
2, 3 (EXPE = 0)	Off	Off	On/Off	On/Off

Legend:

Off: MOS input pull-up is always off.

On/Off: On when P3DDR = 0 and P3PCR = 1; otherwise off.

Renesas

If automatic addition of OCRAR/OCRAF to OCRA is selected, and a compare-match occurs in the cycle following the OCRA, OCRAR and OCRAF write cycle, the OCRA, OCRAR and OCRAF write takes priority and the compare-match signal is inhibited. Consequently, the result of the automatic addition is not written to OCRA.







Bit 1	
IRIC	Description
0	Waiting for transfer, or transfer in progress (Initial value)
	[Clearing conditions]
	1. When 0 is written in IRIC after reading IRIC = 1
	 When ICDR is written or read by the DTC (When the TDRE or RDRF flag is cleared to 0) (This is not always a clearing condition; see the description of DTC operation for details)
1	Interrupt requested
	[Setting conditions]
	I ² C bus format master mode
	 When a start condition is detected in the bus line state after a start condition is issued (when the TDRE flag is set to 1 because of first frame transmission)
	2. When a wait is inserted between the data and acknowledge bit when WAIT = 1
	 At the end of data transfer (at the rise of the 9th transmit/receive clock pulse when no wait is inserted, (WAIT=0) and when a wait is inserted (WAIT=1), at the fall of the 8th transmit/receive clock pulse)
	 When a slave address is received after bus arbitration is lost (when the AL flag is set to 1)
	 When 1 is received as the acknowledge bit when the ACKE bit is 1 (when the ACKB bit is set to 1)
	I ² C bus format slave mode
	 When the slave address (SVA, SVAX) matches (when the AAS and AASX flags are set to 1) and at the end of data transfer up to the subsequent retransmission start condition or stop condition detection (when the TDRE or RDRF flag is set to 1)
	 When the general call address is detected (when FS = 0 and the ADZ flag is set to 1) and at the end of data transfer up to the subsequent retransmission start condition or stop condition detection (when the TDRE or RDRF flag is set to 1)
	 When 1 is received as the acknowledge bit when the ACKE bit is 1 (when the ACKB bit is set to 1)
	 When a stop condition is detected (when the STOP or ESTP flag is set to 1)
	Synchronous serial format, and formatless mode
	 At the end of data transfer (when the TDRE or RDRF flag is set to 1)
	2. When a start condition is detected with serial format selected
	3. When the SW bit is set to 1 in DDCSWR
	Except the above, when the conditions to set the TDRE or RDRF internal flag to 1 is generated

Bit 7—Error Stop Condition Detection Flag (ESTP): Indicates that a stop condition has been detected during frame transfer in I^2C bus format slave mode.

Bit 7

ESTP	Description						
0	No error stop condition (Initial						
	[Clearing conditions]						
	1. When 0 is written in ESTP after reading ESTP = 1						
	2. When the IRIC flag is cleared to 0						
1	In I ² C bus format slave mode						
	Error stop condition detected						
	[Setting condition]						
	When a stop condition is detected during frame transfer						
	In other modes						
	No meaning						

Bit 6—Normal Stop Condition Detection Flag (STOP): Indicates that a stop condition has been detected after completion of frame transfer in I^2C bus format slave mode.

Bit 6

STOP	Description	
0	No normal stop condition (Initial value))
	[Clearing conditions]	
	1. When 0 is written in STOP after reading STOP = 1	
	2. When the IRIC flag is cleared to 0	
1	In I ² C bus format slave mode	
	Normal stop condition detected	
	[Setting condition]	
	When a stop condition is detected after completion of frame transfer	
	In other modes	
	No meaning	

Bit 5—I²C Bus Interface Continuous Transmission/Reception Interrupt Request Flag (**IRTR**): Indicates that the I²C bus interface has issued an interrupt request to the CPU, and the source is completion of reception/transmission of one frame in continuous transmission/reception for which DTC activation is possible. When the IRTR flag is set to 1, the IRIC flag is also set to 1 at the same time.

Bit 3—Arbitration Lost (AL): This flag indicates that arbitration was lost in master mode. The I^2C bus interface monitors the bus. When two or more master devices attempt to seize the bus at nearly the same time, if the I^2C bus interface detects data differing from the data it sent, it sets AL to 1 to indicate that the bus has been taken by another master.

AL is cleared by reading AL after it has been set to 1, then writing 0 in AL. In addition, AL is reset automatically by write access to ICDR in transmit mode, or read access to ICDR in receive mode.

Bit 3

AL	Description					
0	Bus arbitration won (Initial value)					
	[Clearing conditions]					
	1. When ICDR data is written (transmit mode) or read (receive mode)					
	2. When 0 is written in AL after reading $AL = 1$					
1	Arbitration lost					
	[Setting conditions]					
	 If the internal SDA and SDA pin disagree at the rise of SCL in master transmit mode 					
	2. If the internal SCL line is high at the fall of SCL in master transmit mode					

Bit 2—Slave Address Recognition Flag (AAS): In I^2C bus format slave receive mode, this flag is set to 1 if the first frame following a start condition matches bits SVA6 to SVA0 in SAR, or if the general call address (H'00) is detected.

AAS is cleared by reading AAS after it has been set to 1, then writing 0 in AAS. In addition, AAS is reset automatically by write access to ICDR in transmit mode, or read access to ICDR in receive mode.



16.3.7 Automatic Switching from Formatless Mode to I²C Bus Format

Setting the SW bit to 1 in DDCSWR enables formatless mode to be selected as the IIC0 operating mode. Switching from formatless mode to the I^2C bus format (slave mode) is performed automatically when a falling edge is detected on the SCL pin.

The following four preconditions are necessary for this operation:

- A common data pin (SDA) for formatless and I²C bus format operation
- Separate clock pins for formatless operation (VSYNCI) and I²C bus format operation (SCL)
- A fixed 1 level for the SCL pin during formatless operation (the SCL pin does not output a low level)
- Settings of bits other than TRS in ICCR that allow I²C bus format operation

Automatic switching is performed from formatless mode to the I²C bus format when the SW bit in DDCSWR is automatically cleared to 0 on detection of a falling edge on the SCL pin. Switching from the I²C bus format to formatless mode is achieved by having software set the SW bit in DDCSWR to 1.

In formatless mode, bits (such as MSL and TRS) that control the I²C bus interface operating mode must not be modified. When switching from the I²C bus format to formatless mode, set the TRS bit to 1 or clear it to 0 according to the transmit data (transmission or reception) in formatless mode, then set the SW bit to 1. After automatic switching from formatless mode to the I²C bus format (slave mode), in order to wait for slave address reception, the TRS bit is automatically cleared to 0.

If a falling edge is detected on the SCL pin during formatless operation, the I^2C bus interface operating mode is switched to the I^2C bus format without waiting for a stop condition to be detected.



Section 20 A/D Converter

20.1 Overview

This LSI incorporate a 10-bit successive-approximations A/D converter that allows up to eight analog input channels to be selected.

In addition to the eight analog input channels, up to 16 channels of digital input can be selected for A/D conversion. Since the conversion precision falls when digital input is selected, digital input is ideal for use by a comparator identifying multi-valued inputs, for example.

20.1.1 Features

A/D converter features are listed below.

- 10-bit resolution
- Eight (analog) or 16 (digital) input channels
- Settable analog conversion voltage range
 - The analog conversion voltage range is set using the reference power supply voltage pin (AVref) as the analog reference voltage
- High-speed conversion
 - Minimum conversion time: 6.7 µs per channel (at 20-MHz operation)
- Choice of single mode or scan mode
 - Single mode: Single-channel A/D conversion
 - Scan mode: Continuous A/D conversion on 1 to 4 channels
- Four data registers
 - Conversion results are held in a 16-bit data register for each channel
- Sample and hold function
- Three kinds of conversion start
 - Choice of software or timer conversion start trigger (8-bit timer), or ADTRG pin
- A/D conversion end interrupt generation
 - An A/D conversion end interrupt (ADI) request can be generated at the end of A/D conversion

	Pin Names								
Mode	CE	ŌĒ	WE	FO0 to FO7	FA0 to FA17				
Read	L	L	Н	Data output	Ain				
Output disable	L	Н	Н	Hi-Z	Х				
Command write	L	Н	L	Data input	Ain ^{*2}				
Chip disable*1	Н	Х	Х	Hi-Z	Х				

Table 22.11 Settings for Each Operating Mode in Programmer Mode

Notes: 1. Chip disable is not a standby state; internally, it is an operation state.

2. Ain indicates that there is also address input in auto-program mode.

Table 22.12 Programmer Mode Commands

	Number		1st Cycle			2nd Cycle			
Command Name	of Cycles	Mode	Address	Data	Mode	Address	Data		
Memory read mode	1 + n	Write	Х	H'00	Read	RA	Dout		
Auto-program mode	129	Write	Х	H'40	Write	WA	Din		
Auto-erase mode	2	Write	Х	H'20	Write	Х	H'20		
Status read mode	2	Write	Х	H'71	Write	Х	H'71		

Notes: 1. In auto-program mode, 129 cycles are required for command writing by a simultaneous 128-byte write.

2. In memory read mode, the number of cycles depends on the number of address write cycles (n).

22.10.4 Memory Read Mode

- After the end of an auto-program, auto-erase, or status read operation, the command wait state is entered. To read memory contents, a transition must be made to memory read mode by means of a command write before the read is executed.
- Command writes can be performed in memory read mode, just as in the command wait state.
- Once memory read mode has been entered, consecutive reads can be performed.
- After power-on, memory read mode is entered.

24.4 Duty Adjustment Circuit

When the oscillator frequency is 5 MHz or higher, the duty adjustment circuit adjusts the duty cycle of the clock signal from the oscillator to generate the system clock (ϕ).

24.5 Medium-Speed Clock Divider

The medium-speed clock divider divides the system clock to generate $\phi/2$, $\phi/4$, $\phi/8$, $\phi/16$, and $\phi/32$ clocks.

24.6 Bus Master Clock Selection Circuit

The bus master clock selection circuit selects the system clock (ϕ) or one of the medium-speed clocks ($\phi/2$, $\phi/4$, $\phi/8$, $\phi/16$, or $\phi/32$) to be supplied to the bus master, according to the settings of bits SCK2 to SCK0 in SBYCR.

24.7 Subclock Input Circuit

The subclock input circuit controls the subclock input from the EXCL pin.

Inputting the Subclock

When a subclock is used, a 32.768 kHz external clock should be input from the EXCL pin. In this case, clear bit P96DDR to 0 in P9DDR and set bit EXCLE to 1 in LPWRCR.

The subclock input conditions are shown in table 24.6 and figure 24.8.

Table 24.6 Subclock Input Conditions

		۱ ۱	/ _{cc} = 2.7 to	o 5.5 V			
Item	Symbol	Min	Тур	Max	Unit	Test Conditions	
Subclock input low pulse width	t _{excll}	—	15.26	_	μs	Figure 24.8	
Subclock input high pulse width	t _{exclh}	—	15.26	_	μs		
Subclock input rise time	t _{EXCLr}	_	_	10	ns		
Subclock input fall time	t _{EXCLf}	—	_	10	ns		

Renesas

(2) Control Signal Timing

Table 26.21 shows the control signal timing. The only external interrupts that can operate on the subclock ($\phi = 32.768$ kHz) are NMI and IRQ0, 1, 2, 6, and 7.

Table 26.21 Control Signal Timing

- Condition A: $V_{cc} = 5.0 \text{ V} \pm 10\%$, $V_{cc}B = 5.0 \text{ V} \pm 10\%$, $V_{ss} = 0 \text{ V}$, $\phi = 32.768 \text{ kHz}$, 2 MHz to maximum operating frequency, $T_a = -20 \text{ to} + 75^{\circ}\text{C}$ (regular specifications), $T_a = -40 \text{ to} + 85^{\circ}\text{C}$ (wide-range specifications)
- Condition B: $V_{cc} = 4.0 \text{ V}$ to 5.5 V, $V_{cc}B = 4.0 \text{ V}$ to 5.5 V, $V_{ss} = 0 \text{ V}$, $\phi = 32.768 \text{ kHz}$, 2 MHz to maximum operating frequency, $T_a = -20$ to $+75^{\circ}C$ (regular specifications), $T_a = -40$ to $+85^{\circ}C$ (wide-range specifications)
- Condition C: $V_{cc} = 2.7$ V to 3.6 V, $V_{cc}B = 2.7$ V to 5.5 V, $V_{ss} = 0$ V, $\phi = 32.768$ kHz, 2 MHz to maximum operating frequency, $T_a = -20$ to $+75^{\circ}C$

		Condition A		Condition B		Condition C				
		20	MHz	16 MHz		10 MHz			Test	
ltem	Symbol	Min	Max	Min	Max	Min	Max	Unit	Conditions	
RES setup time	t _{ress}	200	_	200	_	300	_	ns	Figure 26.8	
RES pulse width	$\mathbf{t}_{_{RESW}}$	20	—	20		20	—	t _{cyc}		
NMI setup time (NMI)	t _{NMIS}	150	—	150	—	250	—	ns	Figure 26.9	
NMI hold time (NMI)	t _{nmih}	10	—	10	—	10	—			
NMI pulse width (exiting software standby mode)	t _{NMIW}	200	_	200	_	200	_	ns	_	
IRQ setup time (IRQ7 to IRQ0)	t _{irqs}	150	—	150	—	250	—	ns	_	
IRQ hold time (IRQ7 to IRQ0)	t _{irqh}	10	—	10	—	10	—	ns	_	
IRQ pulse width (IRQ7, IRQ6, IRQ2 to IRQ0) (exiting software standby mode)	t _{irow}	200	_	200	_	200	_	ns	_	

Renesas

Table 26.29 Flash Memory Characteristics (Programming/erasing operating range)

Conditions (5 V version): $V_{cc} = 4.0$ V to 5.5 V, $V_{ss} = 0$ V, $T_a = -20$ to $+75^{\circ}C$ (regular specifications), $T_a = -40$ to $+85^{\circ}C$ (wide-range specifications) (3 V version): $V_{cc} = 3.0$ V to 3.6V, $V_{ss} = 0$ V, $T_a = -20$ to $75^{\circ}C$

Item		Symbol	Min	Тур	Max	Unit	Test Condition
Programming time ^{*1 *2*4}		tP	_	10	200	ms/ 128 bytes	
Erase time ^{*1 *3 *6}		tE	_	100	1200	ms/ block	
Reprogrammin	ig count	$N_{\scriptscriptstyle WEC}$	100 [*]	10000 ^{*9}	_	Times	
Data retention	time ^{*10}	t _{DRP}	10	_	_	Years	
Programming	Wait time after SWE-bit setting*1	х	1	_	_	μs	
	Wait time after PSU-bit setting*1	у	50	_	_	μs	
	Wait time after P-bit setting ^{*1*4}	z1	28	30	32	μs	$1 \le n \le 6$
		z2	198	200	202	μs	$7 \le n \le 1000$
		z3	8	10	12	μs	Additional writing
	Wait time after P-bit clear*1	α	5	_	_	μs	
	Wait time after PSU-bit clear*1	β	5	_	—	μs	
	Wait time after PV-bit setting*1	γ	4	_	—	μs	
	Wait time after dummy write ^{*1}	ε	2	_	_	μs	
	Wait time after PV-bit clear*1	η	2	_	_	μs	
	Wait time after SWE-bit clear*1	θ	100	_	—	μs	
	Maximum programming count*1 *4 *5	N	_	—	1000	Times	
Erase	Wait time after SWE-bit setting*1	х	1	_	_	μs	
	Wait time after ESU-bit setting*1	у	100	_	_	μs	
	Wait time after E-bit setting*1*6	z	10	_	100	ms	
	Wait time after E-bit clear*1	α	10	_	_	μs	
	Wait time after ESU-bit clear*1	β	10	_	_	μs	
	Wait time after EV-bit setting*1	γ	20	_	_	μs	
	Wait time after H'FF dummy write ^{*1}	ε	2	—	_	μs	
	Wait time after EV-bit clear*1	η	4		—	μs	
	Wait time after SWE-bit clear*1	θ	100		—	μs	
	Maximum erase count*1 *6 *7	Ν	_	_	120	Times	

			Addressing Mode Instruction Length (F							de and າ (Bytes)		_		Condition Code						of es ^{*1}
	Mnemonic	Size	XX#	Rn	@ERn	@(d,ERn)	@-ERn/@ERn+	@aa	@(d,PC)	@ @aa	1	Operation		н	N	z	v	c	Normal	Advanced
BTST	BTST #xx:3,Rd	В		2								¬ (#xx:3 of Rd8)→Z	-	_	-	\$	_	-	1	1
	BTST #xx:3,@ERd	В			4							¬ (#xx:3 of @ERd)→Z	-	_	_	\$	_	-	3	3
	BTST #xx:3,@aa:8	В						4				¬ (#xx:3 of @aa:8)→Z	-	—	-	\$	—	-	3	3
	BTST #xx:3,@aa:16	В						6				¬ (#xx:3 of @aa:16)→Z	-	_	_	\$	_	-	2	ŧ
	BTST #xx:3,@aa:32	В						8				¬ (#xx:3 of @aa:32)→Z	-	—	-	\$	—	-	Ę	5
	BTST Rn,Rd	В		2								¬ (Rn8 of Rd8)→Z	-	_	_	\$	_	-	1	1
	BTST Rn,@ERd	В			4							¬ (Rn8 of @ERd)→Z	-	_	_	\$	_	-	3	3
	BTST Rn,@aa:8	В						4				¬ (Rn8 of @aa:8)→Z	-	_	_	\$	_	-	3	3
	BTST Rn,@aa:16	В						6				¬ (Rn8 of @aa:16)→Z	-	_	-	\$	_	_	4	ł
	BTST Rn,@aa:32	В						8				¬ (Rn8 of @aa:32)→Z		_	-	\$	_	-	Ę	5
BLD	BLD #xx:3,Rd	В		2								(#xx:3 of Rd8)→C		_	_	_	_	\$	1	1
	BLD #xx:3,@ERd	В			4							(#xx:3 of @ERd)→C		_	-	_	_	\$	3	3
	BLD #xx:3,@aa:8	В						4				(#xx:3 of @aa:8)→C	-	_	-	_	_	\$	3	3
	BLD #xx:3,@aa:16	В						6				(#xx:3 of @aa:16)→C		_	_	-	_	\$	2	ŧ
	BLD #xx:3,@aa:32	В						8				(#xx:3 of @aa:32)→C		_	_	_	_	\$	5	5
BILD	BILD #xx:3,Rd	В		2								¬ (#xx:3 of Rd8)→C		_	_	_	_	\$	1	1
	BILD #xx:3,@ERd	В			4							¬ (#xx:3 of @ERd)→C	-	_	_	-	_	\$	3	3
	BILD #xx:3,@aa:8	В						4				¬ (#xx:3 of @aa:8)→C	-	_	_	-	_	\$	3	3
	BILD #xx:3,@aa:16	В						6				¬ (#xx:3 of @aa:16)→C	-	_	_	-	_	\$	2	ŧ
	BILD #xx:3,@aa:32	В						8				¬ (#xx:3 of @aa:32)→C	-	_	_	-	_	\$	5	5
BST	BST #xx:3,Rd	В		2								C→(#xx:3 of Rd8)	-	_	_	-	_	-	1	1
	BST #xx:3,@ERd	В			4							C→(#xx:3 of @ERd)	-	_	_	-	_	-	2	ŧ
	BST #xx:3,@aa:8	В						4				C→(#xx:3 of @aa:8)	-	_	_	-	_	-	2	ŧ
	BST #xx:3,@aa:16	В						6				C→(#xx:3 of @aa:16)	-	_	-	-	_	_	Ę	5
	BST #xx:3,@aa:32	в	1					8				C→(#xx:3 of @aa:32)	-	_	_	-	-	-	e	3
BIST	BIST #xx:3,Rd	в	1	2								¬ C→(#xx:3 of Rd8)	-	_	_	-	-	-	1	1
	BIST #xx:3,@ERd	в	1		4							¬ C→(#xx:3 of @ERd)	-		_	-	-	-	- 4	
	BIST #xx:3,@aa:8	в	l					4				¬ C→(#xx:3 of @aa:8)	-	_	_	-	-	-	4	ţ
	BIST #xx:3,@aa:16	в	l					6				¬ C→(#xx:3 of @aa:16)	-	_	_	-	-	-	Ę	5
	BIST #xx:3,@aa:32	В						8				¬ C→(#xx:3 of @aa:32)	_	_	_	_	_	_	e	3

Lower Address	Register Name	H8S/2148 Group Register Selection Conditions		H8S/2147N Registe Condition	er Selection	H8S/2144 Group Selection Con	Module Name	
H'FF94	OCRAH	MSTP13 = 0	OCRS = 0 in TOCR	MSTP13 = 0	OCRS = 0 in TOCR	MSTP13 = 0	OCRS = 0 in TOCR	FRT
	OCRBH	-	OCRS = 1 in TOCR		OCRS = 1 in TOCR		OCRS = 1 in TOCR	
H'FF95	OCRAL		OCRS = 0 in TOCR		OCRS = 0 in TOCR		OCRS = 0 in TOCR	
	OCRBL		OCRS = 1 in TOCR		OCRS = 1 in TOCR		OCRS = 1 in TOCR	
H'FF96	TCR				<u></u>			
H'FF97	TOCR							
H'FF98	ICRAH	-	ICRS = 0 in TOCR		ICRS = 0 in TOCR		ICRS = 0 in TOCR	
	OCRARH		ICRS = 1 in TOCR		ICRS = 1 in TOCR		ICRS = 1 in TOCR	
H'FF99	ICRAL	-	ICRS = 0 in TOCR	-	ICRS = 0 in TOCR		ICRS = 0 in TOCR	
	OCRARL	-	ICRS = 1 in TOCR	-	ICRS = 1 in TOCR		ICRS = 1 in TOCR	
H'FF9A	ICRBH	-	ICRS = 0 in TOCR	-	ICRS = 0 in TOCR		ICRS = 0 in TOCR	
	OCRAFH	-	ICRS = 1 in TOCR	-	ICRS = 1 in TOCR		ICRS = 1 in TOCR	
H'FF9B	ICRBL		ICRS = 0 in TOCR		ICRS = 0 in TOCR		ICRS = 0 in TOCR	
	OCRAFL	-	ICRS = 1 in TOCR		ICRS = 1 in TOCR		ICRS = 1 in TOCR	
H'FF9C	ICRCH		ICRS = 0 in TOCR		ICRS = 0 in TOCR		ICRS = 0 in TOCR	
	OCRDMH	-	ICRS = 1 in TOCR		ICRS = 1 in TOCR		ICRS = 1 in TOCR	
H'FF9D	ICRCL	-	ICRS = 0 in TOCR		ICRS = 0 in TOCR		ICRS = 0 in TOCR	
	OCRDML	-	ICRS = 1 in TOCR		ICRS = 1 in TOCR		ICRS = 1 in TOCR	
H'FF9E	ICRDH							
H'FF9F	ICRDL							
H'FFA0	SMR2	MSTP5 = 0, IICE = 0 i	n STCR	MSTP5 = 0, IICE = 0 i	in STCR	MSTP5 = 0, IICE = 0	in STCR	SCI2
	DADRAH	MSTP11 = 0, IICE = 1 in STCR	REGS = 0 in DACNT/ DADRB	MSTP11 = 0, IICE = 1 in STCR	REGS = 0 in DACNT/ DADRB	MSTP11 = 0, IICE = 1 in STCR	REGS = 0 in DACNT/ DADRB	PWMX
	DACR		REGS = 1 in DACNT/ DADRB		REGS = 1 in DACNT/ DADRB		REGS = 1 in DACNT/ DADRB	

KBCRL0—I	Keyboard	Control R	egister L0)	H'FI	ED9		rd Buffer Controller				
KBCRL1—I	Keyboard	Control R	egister L1	L	H'FI	EDD		Keyboa	rd Buffer	Controller		
KBCRL2—I	Keyboard	Control R	egister L2	2	H'FI	EE1		Keyboa	rd Buffer	Controller		
Bit	7	6	5	4		3		2	1	0		
	KBE	KCLKO	KDO		-	RXCF	२३	RXCR2	RXCR1	RXCR0		
Initial value	0	1	1	1		0		0	0	0		
Read/Write	R/W	R/W	R/W		-	R		R	R	R		
			Re	eceive c	counter	·]			
			R	XCR3	RXCF	R2 R2	XCR1	RXCR0	Receive da	ta contents		
				0	0		0	0		-		
								1	Star	t bit		
							1	0	KE	30		
								1	KE	31		
					1		0	0	KE	32		
								1	KE	33		
							1	0	KE	34		
								1	KE	35		
				1	0		0	0	KE	36		
								1	KE	37		
							1	0	Parit	y bit		
								1	_	-		
					1		_	_	_	-		
			Keyboa	rd data	out				- I			
			0 Key	/board i	ouner c	control	ier da	ita I/O pin i	s low			
			1 Key	/board i	outter c	control	ier da	ita i/O pin i	s nign			
		Keyboard	d clock out									
		0 Kevt	poard buffer	control	ler cloc	k I/O	nin is	low				
		1 Kevt	poard buffer	control	ler cloc	:k I/O	nin is	high				
				20110								
	Keyboar	d enable										
	0 Loa	ding of recei	ve data into	KBBR	is disal	bled						

1 Loading of receive data into KBBR is enabled





er 0 H'FFCA





When TCNT = TCORB

Note: * Only 0 can be written in bits 7 to 5, to clear the flags.



PWSL—PWM	l Register		H'I	FD	6		Р																			
Bit	7	6	5	4	:	3				1	0															
	PWCKE	PWCKS	_	_	RS3			RS2		RS1	RS0															
Initial value	0	0	1	0	(0 0			0	0																
Read/Write	R/W	R/W	_	—	_R/	R/W				R/W	R/W															
					Reg	ister	Se	lect																		
					0	0	0	0	P٧	/DR0 sele	ected															
								1	P٧	/DR1 sele	ected															
						1 0 F			PWDR2 selected																	
					1			1	PWDR3 selected																	
						1 0			PWDR4 selected																	
									PWDR5 selected																	
							1	0	P٧	/DR6 sele	ected															
								1	P٧	/DR7 sele	ected															
																				1	0	0	0	P٧	/DR8 sele	ected
								1	P٧	/DR9 sele	ected															
							1	0	P٧	/DR10 se	elected															
								1	P٧	/DR11 se	elected															
						1	0	0	P٧	/DR12 se	elected															
								1	P٧	/DR13 se	elected															
							1	0	P٧	/DR14 se	elected															
								1	P٧	/DR15 se	elected															

PWM clock enable, PWM clock select

PV	VSL	PC	SR	
Bit 7	Bit 6	Bit 2	Bit 1	Description
PWCKE	PWCKS	PWCKB	PWCKA	
0	—	_		Clock input disabled
1	0	_		
	1	0	0	φ/2 selected
			1	φ/4 selected
		1	0	φ/8 selected
			1	∳/16 selected