

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Details	
Product Status	Obsolete
Core Processor	H8S/2000
Core Size	16-Bit
Speed	20MHz
Connectivity	IrDA, SCI
Peripherals	POR, PWM, WDT
Number of I/O	74
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 8x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-BFQFP
Supplier Device Package	100-QFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/df2144fa20iv

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

		Pin	Name		
Pin No.	Expan	ded Modes	Single-Chip Modes		
FP-100B TFP-100B	Mode 1	Mode 2 (EXPE = 1) Mode 3 (EXPE = 1)	Mode 2 (EXPE = 0) Mode 3 (EXPE = 0)	Flash Memory Writer Mode	
22	RD	RD	P93/IOR	WE	
23	P92/IRQ0	P92/IRQ0	P92/IRQ0	VSS	
24	P91/IRQ1	P91/IRQ1	P91/IRQ1	VCC	
25	LWR/P90/IRQ2/ ADTRG	LWR/P90/IRQ2/ ADTRG	P90/IRQ2/ADTRG/ ECS2	VCC	
26	P60/FTCI/CIN0/ KIN0/TMIX/ HFBACKI	P60/FTCI/CIN0/ KIN0/TMIX/ HFBACKI	P60/FTCI/CIN0/ KIN0/TMIX/ HFBACKI	NC	
27	P61/FTOA/CIN1/ KIN1/VSYNCO	P61/FTOA/CIN1/ KIN1/VSYNCO	P61/FTOA/CIN1/ KIN1/VSYNCO	NC	
28	P62/FTIA/CIN2/ KIN2/TMIY/ VSYNCI	P62/FTIA/CIN2/ KIN2/TMIY/ VSYNCI	P62/FTIA/CIN2/ KIN2/TMIY/ VSYNCI	NC	
29	P63/FTIB/CIN3/ KIN3/VFBACKI	P63/FTIB/CIN3/ KIN3/VFBACKI	P63/FTIB/CIN3/ KIN3/VFBACKI	NC	
30	PA3/CIN11/ KIN11/PS2AD	A19/PA3/CIN11/ KIN11/PS2AD	PA3/CIN11/ KIN11/PS2AD	NC	
31	PA2/CIN10/ KIN10/PS2AC	A18/PA2/CIN10/ KIN10/PS2AC	PA2/CIN10/ KIN10/PS2AC	NC	
32	P64/FTIC/CIN4/ KIN4/CLAMPO	P64/FTIC/CIN4/ KIN4/CLAMPO	P64/FTIC/CIN4/ KIN4/CLAMPO	NC	
33	P65/FTID/CIN5/ KIN5	P65/FTID/CIN5/ KIN5	P65/FTID/CIN5/ KIN5	NC	
34	P66/FTOB/CIN6/ KIN6/IRQ6	P66/FTOB/CIN6/ KIN6/IRQ6	P66/FTOB/CIN6/ KIN6/IRQ6	NC	
35	P67/TMOX/CIN7/ KIN7/IRQ7	P67/TMOX/CIN7/ KIN7/IRQ7	P67/TMOX/CIN7/ KIN7/IRQ7	VSS	
36	AVref	AVref	AVref	VCC	
37	AVCC	AVCC	AVCC	VCC	
38	P70/AN0	P70/AN0	P70/AN0	NC	
39	P71/AN1	P71/AN1	P71/AN1	NC	
40	P72/AN2	P72/AN2	P72/AN2	NC	
41	P73/AN3	P73/AN3	P73/AN3	NC	

Туре	Instruction	Size <sup>*1</sup>	Function
Arithmetic operations	DIVXS	B/W	$\begin{array}{l} Rd \div Rs \to Rd \\ Performs \text{ signed division on data in two general} \\ registers: \text{ either 16 bits} \div 8 \text{ bits} \to 8 \text{-bit quotient and 8-bit} \\ remainder or 32 bits \div 16 \text{ bits} \to 16 \text{-bit quotient and 16-bit remainder.} \end{array}$
	СМР	B/W/L	Rd – Rs, Rd – #IMM Compares data in a general register with data in another general register or with immediate data, and sets CCR bits according to the result.
	NEG	B/W/L	$0 - Rd \rightarrow Rd$ Takes the two's complement (arithmetic complement) of data in a general register.
	EXTU	W/L	Rd (zero extension) $\rightarrow$ Rd Extends the lower 8 bits of a 16-bit register to word size, or the lower 16 bits of a 32-bit register to longword size, by padding with zeros on the left.
	EXTS	W/L	Rd (sign extension) $\rightarrow$ Rd Extends the lower 8 bits of a 16-bit register to word size, or the lower 16 bits of a 32-bit register to longword size, by extending the sign bit.
	TAS	В	@ERd – 0, 1 $\rightarrow$ ( <bit 7=""> of @ERd)<sup>*2</sup> Tests memory contents, and sets the most significant bit (bit 7) to 1.</bit>



<ul> <li>Address bus H0310 H0312 H0314 H0316 H0318 SP-2 SP-4 H0036</li> <li>Address bus H0310 H0312 H0314 H0316 H0318 SP-2 SP-4 H0036</li> <li>Break request signal</li> <li>H0310 NOP H0312 NOP H0312 NOP H0312 NOP H0312 NOP H0316 NOP</li> <li>Break request signal</li> <li>H0310 h02 H0312 H0314 H02 H0316 H0318 SP-2 SP-4 H0036</li> <li>Break request signal</li> <li>H0310 h02 H0312 H0314 H0316 H0318 SP-2 SP-4 H0036</li> <li>H0310 h02 H0312 H0314 H02 H0316 H0318 SP-2 SP-4 H0036</li> <li>Break request signal</li> <li>H0310 h02 H0312 H0314 H0316 H0318 SP-2 SP-4 H0036</li> <li>H0310 h02 H0312 H0314 H0316 H0318 SP-2 SP-4 H0036</li> <li>H0310 h02 H0312 H0314 H0316 H0318 SP-2 SP-4 H0036</li> <li>H0310 h02 H0312 H0314 H0316 H0318 SP-2 SP-4 H0036</li> <li>H0310 h02 H0312 H0314 H0316 H0318 SP-2 SP-4 H0036</li> <li>H0310 h02 H0312 H0314 H0316 H0318 SP-2 SP-4 H0036</li> <li>H0310 h02 H0312 H0314 H0316 H0318 SP-2 SP-4 H0036</li> <li>H0310 h02 H0312 H0314 H0316 H0318 SP-2 SP-4 H0036</li> <li>H0310 h02 H0312 H0314 H0316 H0318 SP-2 SP-4 H0036</li> <li>H0310 h02 H0312 H0314 H0316 H0318 SP-2 SP-4 H0036</li> <li>H0310 h02 H0312 H0314 H0316 H0318 SP-2 SP-4 H0036</li> <li>H0310 h02 H0312 H0314 H0316 H0318 SP-2 SP-4 H036</li> <li>H0310 h02 H0312 H0314 H0316 H0318 SP-2 SP-4 H036</li> <li>H0310 h02 H0312 H0314 H0316 H0318 SP-2 SP-4 H0316 hor address H0312, h02 hor address H0316 hor address H0312, h02 hor address H0316 hor address H0</li></ul>		Instruction In	struction Instr fetch fe				ternal eration	Stack			Vector fetch	Inter		nstruction fetch
Address bus H0310 H0312 H0314 H0316 H0318 SP-2 SP-4 H0036 NOP NOP NOP NOP Interrupt exception handling execution execution execution Break request signal H0310 NOP H0312 NOP Breakpoint NOP instruction is executed at breakpoint address H0312 and next address, H0314; fetch from address H0316 starts after end of exception handling Program area in on-chip memory, 2-state execution instruction instruction at specified break address Instruction instruction instruction instruction instruction instruction at specified break address Address bus H0310 H0312 H0314 H0316 H0318 SP-2 SP-4 H0036 Address bus H0310 NOP H0312 NOP MOV.W #xx:16,Rd MOV.W Interrupt exception handling Break request signal H0310 NOP H0312 NOP MOV.W #xx:16,Rd Breakpoint MOV instruction is executed at breakpoint address H0312, NOP H0318 NOP MOV.W #xx:16,Rd H0316 H0318 SP-2 SP-4 H0036 Program area in external memory (2-state access, 16-bit-bus access), 1-state execution instruction instruction instruction instruction is executed at breakpoint address H0312, NOP H0318 NOP MOV.W H0312 H0310 H0312 H0314 H0314 H0316 Je not executed at breakpoint address H0312, NOP H0318 NOP H0312 M0V/W #xx:16,Rd H0319 MOV instruction is executed at breakpoint address H0312, NOP H0318 NOP MOV instruction is executed at breakpoint address H0312, NOP H0318 NOP H0310 MOV instruction is executed at breakpoint address H0312, NOP H0318 NOP H0310 MOV instruction is executed at breakpoint address H0312, NOP H0318 NOP H0310 MOV instruction is executed at breakpoint address H0312, NOP H0310 MOV instruction is executed at breakpoint handling. Program area in external memory (2-state access, 16-bit-bus access), 1-state execution instruction instruc										-►-				
Program area in external memory (2-state access, 16-bit-bus access), 1-state execution instruction instruction instruction is executed at breakpoint address H0312, NOP H0312 NOP H0310 NOP H0312 NOP H0310 NOP H0312 H0310 NOP H0312 H0310 H0316 NOP H0312 NOP H0310 NOP H0312 NOP H0310	φ													
Break request     aignal     H0310 NOP     H0312 NOP     H0314 NOP     H0314 NOP     H0316 NOP     H0310 Instruction Instruction Instruction Instruction at pecified break address     Instruction     Instruction Instruction Instruction Instruction Instruction Instruction     Instruct	Address bus		(Н'0312 ХН	1'0314 X H'	0316	H'0318	X	SP-2	X SP	-4 X	н	1'0036	$\rightarrow$	(
		ے کے بڑ		,`			/ `							<u> </u>
		-						ntorrunt	oveentie	n hond	lling			•
signal H0310 NOP H0312 NOP H0314 NOP H0316 NOP H0316 NOP Frogram area in on-chip memory, 2-state execution instruction at specified break address Instruction Instruction Instruction Instruction Instruction instruction at specified break address Instruction Instruction Instruction Instruction Instruction of etch fetch fetch fetch fetch fetch operation MOV.W NOP execution Break request signal H0310 NOP H0312 NOP H0316 NOP H0316 NOP H0316 NOP H0316 NOP H0316 NOP H0316 NOP H0316 NOP H0316 NOP H0317 MOV.W H0316 NOP H0318 NOP H0318 NOP H0318 NOP H0318 NOP H0310 NOP H03		e						menupt	exceptio	in nanc	iiiig			
H0310 NOP H0312 NOP H0316 NOP H0316 NOP H0316 NOP H0316 NOP H0316 NOP H0316 NOP H0310 http://www.commons.commo														
H <sup>10312</sup> NOP H <sup>10314</sup> NOP H <sup>10316</sup> NOP H <sup>10316</sup> NOP H <sup>10316</sup> NOP H <sup>10316</sup> NOP Address bus H <sup>10310</sup> NOP H <sup>10310</sup> NOP		L'021										L		
H0316 NOP       end of exception handling.         Program area in on-chip memory, 2-state execution instruction at specified break address         Instruction Instru		H'031	12 NOP 🔺	Bre	akpoint	NOP inst	ruction is	execut	ed at br	eakpo	int add	dress H	0312	and
<pre>fetch fetch fetch fetch fetch fetch operation Stack save fetch operation fetch  Address bus H0310 H0312 H0314 H0316 H0318 SP-2 SP-4 H0036  Address bus H0310 NOP H0312 MOV.W move execution Break request signal H0310 NOP H0312 MOV.W #xx:16,Rd Breakpoint MOV instruction is executed at breakpoint address H0312, NOP instruction at next address, H0316, is not executed; H0318 NOP H0318 NOP Program area in external memory (2-state access, 16-bit-bus access), 1-state execution instruction instruction instruction instruction instruction internal vector internal Address bus H0310 H0312 H0312 H0312 H0314 SP-2 SP-4 H0036  Program area in external memory (2-state access, 16-bit-bus access), 1-state execution instruction instr</pre>										addre	ss H'0	316 sta	rts afte	er
<pre>Instruction Instruction Instruction Instruction Internal fetch fetch fetch fetch operation Address bus H0310 H0312 H0314 H0316 H0318 SP-2 SP-4 H0036</pre>														
<pre>fetch fetch fetch fetch fetch fetch operation Stack save fetch operation fetch  Address bus H0310 H0312 H0314 H0316 H0318 SP-2 SP-4 H0036  Address bus H0310 NOP H0312 MOV.W move execution Break request signal H0310 NOP H0312 MOV.W #xx:16.Rd Breakpoint MOV instruction is executed at breakpoint address H0312, NOP instruction at next address, H0316, is not executed; H0318 NOP Program area in external memory (2-state access, 16-bit-bus access), 1-state execution instruction instruction instruction instruction instruction internal vector internal Address bus H0310 H0312 H0312 H0312 H0314 SP-2 SP-4 H0036  Program area in external memory (2-state access, 16-bit-bus access), 1-state execution instruction instruction instruction instruction internal vector internal Address bus H0310 H0312 H0312 H0314 SP-2 SP-4 H0036  Break request signal Bre</pre>	Program are	ea in on-ch	nip memo	ry, 2-stat	e exec	ution ins	structio	on at s	pecifi	ed bi	reak	addre	SS	
<ul> <li>Address bus H0310 H0312 H0314 H0316 H0318 SP-2 SP-4 H0036</li> <li>Address bus H0310 H0312 H0314 H0316 H0318 SP-2 SP-4 H0036</li> <li>MOP MOV.W Interrupt exception handling</li> <li>Break request signal</li> <li>H0310 NOP H0312 NOP H0312 NOP H0313 NOP</li> <li>Program area in external memory (2-state access, 16-bit-bus access), 1-state execution instruction at specified break address</li> <li>Program area in external memory (2-state access, 16-bit-bus access), 1-state execution instruction instruction instruction instruction instruction instruction instruction instruction instruction instruction. Stack save fetch operation, Stack</li></ul>								Cto -						nstruction fetch
Address bus H0310 H0312 H0314 H0316 H0318 SP-2 SP-4 H0036 NOP MOV.W Interrupt exception handling Break request signal H0310 NOP H0312 MOV.W #xx:16.Rd Breakpoint MOV instruction is executed at breakpoint address H0312, NOP instruction at next address, H0316, is not executed; fetch from address H0316 starts after end of exception handling. Program area in external memory (2-state access, 16-bit-bus access), 1-state execution instruction at specified break address NOP instruction Instru						►		Stack	csave				-	<>
Address bus H0310 H0312 H0314 H0316 H0318 SP-2 SP-4 H0036 NOP MOV.W Interrupt exception handling Break request signal H0310 NOP H0312 MOV.W #xx:16.Rd H0316 MOV instruction is executed at breakpoint address H0312, NOP instruction at next address, H0316, is not executed; H0318 NOP Program area in external memory (2-state access, 16-bit-bus access), 1-state execution instruction at specified break address Instruction instruction instruction instruction instruction instruction instruction instruction fetch Address bus H0310 H0312 H0314 SP-2 SP-4 H0036 MOV instruction handling Break request signal	φ						] [						Γ	
Program area in external memory (2-state access, 16-bit-bus access), 1-state execution instruction at specified break address where the structure is the state of the s	·								J L					
execution execution Break request signal H0310 NOP H0312 MOV.W #xx:16,Rd Breakpoint MOV instruction is executed at breakpoint address H0312, NOP instruction at next address, H0316, is not executed; fetch from address H0316 starts after end of exception handling. Program area in external memory (2-state access, 16-bit-bus access), 1-state execution instruction at specified break address Instruction Instruction Instruction Instruction Internal fetch fetch operation, Stack save Vector Intern fetch operation, Stack save Vector Intern Address bus H0310 H0312 H0314 SP-2 SP-4 H0036 NOP execution Break request signal	Address bus	VH'0310	(H'0312 H	1'0314 V H'	0316	H'0318	3 X	SP-2	V SP	-4	H	1'0036		
execution execution Break request signal H0310 NOP H0312 MOV.W #xx:16,Rd Breakpoint MOV instruction is executed at breakpoint address H0312, NOP instruction at next address, H0316, is not executed; fetch from address H0316 starts after end of exception handling. Program area in external memory (2-state access, 16-bit-bus access), 1-state execution instruction at specified break address Instruction Instruction Instruction Instruction Internal Vector Intern fetch fetch operation, Stack save Vector Intern Address bus H0310 H0312 H0314 SP-2 SP-4 H0036 NOP execution Interrupt exception handling Break request signal	_	الكريب المراجع	$\sim$	/	/\_		/`		/\	/\			/	<u> </u>
execution execution Break request signal H0310 NOP H0312 MOV.W #xx:16,Rd Breakpoint MOV instruction is executed at breakpoint address H0312, NOP instruction at next address, H0316, is not executed; fetch from address H0316 starts after end of exception handling. Program area in external memory (2-state access, 16-bit-bus access), 1-state execution instruction at specified break address Instruction Instruction Instruction Instruction Internal Vector Intern fetch fetch operation, Stack save Vector Intern Address bus H0310 H0312 H0314 SP-2 SP-4 H0036 NOP execution Interrupt exception handling Break request signal				•	-►◄									-
Break request signal       H0310       NOP         H0312       MOV.W       #xx:16,Rd       Breakpoint       MOV instruction is executed at breakpoint address H0312, NOP instruction at next address, H0316, is not executed; fetch from address H0316 starts after end of exception handling.         P Program area in external memory (2-state access, 16-bit-bus access), 1-state execution instruction at specified break address         Instruction       Instruction       Internal fetch       Vector       Internal operation,         Address bus       H0310       H0312       H0314       SP-2       SP-4       H0036         NOP execution       Interrupt exception handling		۰ ۵						Interrupt	exceptio	on han	dling			
signal H0310 NOP H0312 MOV.W #xx:16,Rd Breakpoint H0318 NOP Program area in external memory (2-state access, 16-bit-bus access), 1-state execution instruction at specified break address Instruction Instruction Instruction Instruction Internal fetch fetch operation, Stack save fetch operation, Address bus H0310 H0312 H0314 SP-2 SP-4 H0036 Interrupt exception handling Break request signal			Account of the second	onoodiion										
H <sup>10310</sup> NOP H <sup>10312</sup> MOV.W #xx:16,Rd H <sup>10316</sup> NOP H <sup>10318</sup> NOP H <sup>10310</sup> H <sup>10312</sup> H <sup>10314</sup> SP-2 SP-4 H <sup>10036</sup> H <sup>10310</sup> H <sup>10312</sup> H <sup>10314</sup> SP-2 SP-4 H <sup>10036</sup> H <sup>10310</sup> H <sup>10312</sup> H <sup>10314</sup> SP-2 SP-4 H <sup>10036</sup> H <sup>10310</sup> H <sup>10312</sup> H <sup>10314</sup> SP-2 SP-4 H <sup>10036</sup> H <sup>10310</sup> H <sup>10312</sup> H <sup>10314</sup> SP-2 SP-4 H <sup>10036</sup>														
H'0312 MOV.W #xx:16,Rd Breakpoint MOV instruction is executed at breakpoint address H'0312, NOP instruction at next address, H'0316, is not executed; fetch from address H'0316 starts after end of exception handling.	-				1							L		
H0318 NOP retch from address H0316 starts after end of exception handling. Program area in external memory (2-state access, 16-bit-bus access), 1-state execution instruction at specified break address Instruction Instruction Instruction Instruction Instruction Internal operation. Stack save fetch operation Address bus H0310 H0312 H0314 SP-2 SP-4 H0036 NOP Execution Interrupt exception handling Break request signal	H'031	12 MOV.W	#xx:16,Rd 🚽	- Bre	akpoint									,
1-state execution instruction at specified break address Instruction Instruction Instruction Instruction Instruction operation. Stack save Vector Internal Address bus H'0310 H'0312 H'0314 SP-2 SP-4 H'0036 NOP execution Interrupt exception handling Break request signal	H'031	18 NOP				NOP inst fetch fron	ruction a n addres	t next ao s H'0310	ddress, 5 starts	H'031 after e	6, is n end of	ot exect excepti	uted; on har	ndling.
1-state execution instruction at specified break address Instruction Instruction Instruction Instruction Instruction operation. Stack save Vector Internal Address bus H'0310 H'0312 H'0314 SP-2 SP-4 H'0036 NOP execution Interrupt exception handling Break request signal														
Instruction     Instruction     Instruction     Instruction     Instruction     Internal     Operation     Stack save     Vector     Internal       0     Internal     Operation     Stack save     Internal     Operation     Stack save     Internal       0     Internal     Operation     Stack save     Internal     Operation       Address bus     H'0310     H'0312     H'0314     SP-2     SP-4     H'0036       Interrupt exception handling     Execution     Interrupt exception handling								acces	ss),					
♦ Address bus H'0310 H'0312 H'0314 SP-2 SP-4 H'0036 H'036 H'0314 Break request signal	1-state exec			•										
Address bus H10310 H10312 H10314 SP-2 SP-4 H10036      NoP     execution  Break request signal			on Ir !				nterna, operatio	u on, S	tack sav	'e				Internal operation
Address bus H'0310 H'0312 H'0314 SP-2 SP-4 H'0036 NOP Interrupt exception handling Break request signal			<b>⊳;∢</b>		₩		<b>∺</b> ⊲	►		►				
Break request signal														
Break request signal	φ										<i></i>			\
execution Break request signal	ф		n V	H'0312	_X	H'0314		_X si	<u>-2</u>	SP-4	Х	H'0036		Χ_
execution Break request signal		H'031	×Λ											
execution Break request signal		H'031	,											
signal		H'031	,``		-			Interru	nt excor	tion b	andling			
signal		H'031			•			Interru	pt excep	otion ha	andling			
H'0310_NOP	Address bus	H'031			•			Interru	pt excep	otion ha	andling			
	Address bus	Н'031			•			Interru	pt excep	otion ha	andling			
H'0312 NOP H'0314 NOP H'0314 NOP H'0314 NOP	Address bus		NC exec		•			Interru	pt excep	otion ha	andling			

### Figure 5.6 Examples of Address Break Timing

Rev. 4.00 Sep 27, 2006 page 134 of 1130 REJ09B0327-0400

#### 5.5.5 Interrupt Response Times

This LSI are capable of fast word access to on-chip memory, and high-speed processing can be achieved by providing the program area in on-chip ROM and the stack area in on-chip RAM.

Table 5.8 shows interrupt response times—the interval between generation of an interrupt request and execution of the first instruction in the interrupt handling routine. The symbols used in table 5.8 are explained in table 5.9.

		Number of States					
No.	Item	Normal Mode	Advanced Mode				
1	Interrupt priority determination*1	3	3				
2	Number of wait states until executing instruction ends <sup>*2</sup>	1 to 19+2•S <sub>1</sub>	1 to 19+2•S				
3	PC, CCR stack save	2•S <sub>κ</sub>	2•S <sub>K</sub>				
4	Vector fetch	S	2•S,				
5	Instruction fetch <sup>*3</sup>	2•S	2•S				
6	Internal processing*4	2	2				
Total	(using on-chip memory)	11 to 31	12 to 32				

### Table 5.8 Interrupt Response Times

Notes: 1. Two states in case of internal interrupt.

- 2. Refers to MULXS and DIVXS instructions.
- 3. Prefetch after interrupt acceptance and interrupt handling routine prefetch.
- 4. Internal processing after interrupt acceptance and internal processing after vector fetch.

### Table 5.9 Number of States in Interrupt Handling Routine Execution


		Object of Access					
			Exteri	nal Device			
Symbol		8-Bit Bus		16-Bit Bu			
	Internal Memory	2-State Access	3-State Access	2-State Access	3-State Access		
S	1	4	6+2m	2	3+m		
S							
S <sub>κ</sub>							
	S, S,	SymbolMemoryS11S31	SymbolInternal Memory2-State AccessS114S34	Extern       Extern       Internal     2-State     3-State       Symbol     Memory     Access     Access       S,     1     4     6+2m	External DeviceExternal Device8-Bit Bus16-SymbolInternal Memory2-State Access3-State Access2-State AccessS,146+2m2S,23-3-3-		


Legend:

m: Number of wait states in an external device access

#### 2. OS = 1 (DADR corresponds to $T_{\rm H}$ )

a. CFS = 0 [base cycle = resolution  $(T) \times 64$ ]





**b.** CFS = 1 [base cycle = resolution (T)  $\times$  256]





Figure 10.4 (4) Output Waveform

When ICRC or ICRD is used as a buffer register, its input capture flag is set by the selected transition of its input capture signal. For example, if ICRC is used to buffer ICRA, when the edge transition selected by the IEDGC bit occurs on the FTIC input capture line, ICFC will be set, and if the ICIEC bit is set, an interrupt will be requested. The FRC value will not be transferred to ICRC, however.

In buffered input capture, if the upper byte of either of the two registers to which data will be transferred (ICRA and ICRC, or ICRB and ICRD) is being read when the input signal arrives, input capture is delayed by one system clock ( $\phi$ ) period. Figure 11.10 shows the timing when BUFEA = 1.



#### Figure 11.10 Buffered Input Capture Timing (Input Capture Input when ICRA or ICRC Is Read)

#### 11.3.5 Timing of Input Capture Flag (ICF) Setting

The input capture flag ICFx (x = A, B, C, D) is set to 1 by the internal input capture signal. The FRC value is simultaneously transferred to the corresponding input capture register (ICRx). Figure 11.11 shows the timing of this operation.

### Renesas

# Section 12 8-Bit Timers

### 12.1 Overview

This LSI include an 8-bit timer module with two channels (TMR0 and TMR1). Each channel has an 8-bit counter (TCNT) and two time constant registers (TCORA and TCORB) that are constantly compared with the TCNT value to detect compare-matches. The 8-bit timer module can be used as a multifunction timer in a variety of applications, such as generation of a rectangular-wave output with an arbitrary duty cycle.

The H8S/2148 Group also has two similar 8-bit timer channels (TMRX and TMRY), and the H8S/2144 Group and H8S/2147N has one (TMRY). These channels can be used in a connected configuration using the timer connection function. TMRX and TMRY have greater input/output and interrupt function related restrictions than TMR0 and TMR1.

### 12.1.1 Features

- Selection of clock sources
  - TMR0, TMR1: The counter input clock can be selected from six internal clocks and an external clock (enabling use as an external event counter).
  - TMRX, TMRY: The counter input clock can be selected from three internal clocks and an external clock (enabling use as an external event counter).
- Selection of three ways to clear the counters
  - The counters can be cleared on compare-match A or B, or by an external reset signal.
- Timer output controlled by two compare-match signals
  - The timer output signal in each channel is controlled by two independent compare-match signals, enabling the timer to be used for various applications, such as the generation of pulse output or PWM output with an arbitrary duty cycle.
    - (Note: TMRY does not have a timer output pin.)
- Cascading of the two channels (TMR0, TMR1)
  - Operation as a 16-bit timer can be performed using channel 0 as the upper half and channel 1 as the lower half (16-bit count mode).
  - Channel 1 can be used to count channel 0 compare-match occurrences (compare-match count mode).
- Multiple interrupt sources for each channel
  - TMR0, TMR1, TMRY: Two compare-match interrupts and one overflow interrupt can be requested independently.
  - TMRX: One input capture source is available.

Bit 0		
CBOINV	Description	
0	The CBLANK signal is used directly as the CBLANK output	(Initial value)
1	The CBLANK signal is inverted before use as the CBLANK output	

#### 13.2.3 Timer Connection Register S (TCONRS)

Bit	7	6	5	4	3	2	1	0
	TMRX/Y	ISGENE	HOMOD1	НОМОДО	VOMOD1	VOMOD0	CLMOD1	CLMOD0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W							

TCONRS is an 8-bit readable/writable register that selects 8-bit timer TMRX/TMRY access and the synchronization signal output signal source and generation method.

TCONRS is initialized to H'00 by a reset and in hardware standby mode.

**Bit 7—TMRX/TMRY Access Select (TMRX/Y):** The TMRX and TMRY registers can only be accessed when the HIE bit in SYSCR is cleared to 0. In the H8S/2148 Group, some of the TMRX registers and the TMRY registers are assigned to the same memory space addresses (H'FFF0 to H'FFF5), and the TMRX/Y bit determines which registers are accessed. In the H8S/2144 Group and H8S/2147N, there is no control of TMRY register access by this bit.

#### Bit 7

....

TMRX/Y	Description	
0	The TMRX registers are accessed at addresses H'FFF0 to H'FFF5	(Initial value)
1	The TMRY registers are accessed at addresses H'FFF0 to H'FFF5	

**Bit 6—Internal Synchronization Signal Select (ISGENE):** Selects internal synchronization signals (IHG, IVG, and CL4 signals) as the signal sources for the IHO, IVO, and CLO signals.

# Section 15 Serial Communication Interface (SCI, IrDA)

### 15.1 Overview

This LSI are equipped with a 3-channel serial communication interface (SCI). The SCI can handle both asynchronous and clocked synchronous serial communication. A function is also provided for serial communication between processors (multiprocessor communication function).

One of the three SCI channels can transmit and receive IrDA communication waveforms based on IrDA specification version 1.0.

#### 15.1.1 Features

SCI features are listed below.

Choice of asynchronous or synchronous serial communication mode
 Asynchronous mode:

Asynchronous mode:

 Serial data communication is executed using an asynchronous system in which synchronization is achieved character by character

Serial data communication can be carried out with standard asynchronous communication chips such as a Universal Asynchronous Receiver/Transmitter (UART) or Asynchronous Communication Interface Adapter (ACIA)

- A multiprocessor communication function is provided that enables serial data communication with a number of processors
- Choice of 12 serial data transfer formats

Data length:	7 or 8 bits
Stop bit length:	1 or 2 bits
Parity:	Even, odd, or none
Multiprocessor bit:	1 or 0
 Receive error detection:	Parity, overrun, and framing errors
 Break detection:	Break can be detected by reading the RxD pin level
	directly in case of a framing error

Bit 2	Bit 1	Bit 0	Bits/Frame						
BC2	BC1	BC0	Synchronous Serial Format	I <sup>2</sup> C Bus Format					
0	0	0	8	9	(Initial value)				
		1	1	2					
	1	0	2	3					
		1	3	4					
1	0	0	4	5					
		1	5	6					
	1	0	6	7					
		1	7	8					

#### 16.2.5 I<sup>2</sup>C Bus Control Register (ICCR)

Bit	7	6	5	4	3	2	1	0
	ICE	IEIC	MST	TRS	ACKE	BBSY	IRIC	SCP
Initial value	0	0	0	0	0	0	0	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/(W)*	W

Note: \* Only 0 can be written, to clear the flag.

ICCR is an 8-bit readable/writable register that enables or disables the  $I^2C$  bus interface, enables or disables interrupts, selects master or slave mode and transmission or reception, enables or disables acknowledgement, confirms the  $I^2C$  bus interface bus status, issues start/stop conditions, and performs interrupt flag confirmation.

ICCR is initialized to H'01 by a reset and in hardware standby mode.

**Bit 7—I<sup>2</sup>C Bus Interface Enable (ICE):** Selects whether or not the I<sup>2</sup>C bus interface is to be used. When ICE is set to 1, port pins function as SCL and SDA input/output pins and transfer operations are enabled. When ICE is cleared to 0, the I<sup>2</sup>C bus interface module is halted and its internal states are cleared.

The SAR and SARX registers can be accessed when ICE is 0. The ICMR and ICDR registers can be accessed when ICE is 1.



Bit 2		
BBSY	Description	
0	Bus is free	(Initial value)
	[Clearing condition]	
	When a stop condition is detected	
1	Bus is busy	
	[Setting condition]	
	When a start condition is detected	

**Bit 1—I<sup>2</sup>C Bus Interface Interrupt Request Flag (IRIC):** Indicates that the I<sup>2</sup>C bus interface has issued an interrupt request to the CPU. IRIC is set to 1 at the end of a data transfer, when a slave address or general call address is detected in slave receive mode, when bus arbitration is lost in master transmit mode, and when a stop condition is detected. IRIC is set at different times depending on the FS bit in SAR and the WAIT bit in ICMR. See section 16.3.6, IRIC Setting Timing and SCL Control. The conditions under which IRIC is set also differ depending on the setting of the ACKE bit in ICCR.

IRIC is cleared by reading IRIC after it has been set to 1, then writing 0 in IRIC.

When the DTC is used, IRIC is cleared automatically and transfer can be performed continuously without CPU intervention.



#### 20.1.4 Register Configuration

Table 20.2 summarizes the registers of the A/D converter.

#### Table 20.2 A/D Converter Registers

Name	Abbreviation	R/W	Initial Value	Address <sup>*1</sup>
A/D data register AH	ADDRAH	R	H'00	H'FFE0
A/D data register AL	ADDRAL	R	H'00	H'FFE1
A/D data register BH	ADDRBH	R	H'00	H'FFE2
A/D data register BL	ADDRBL	R	H'00	H'FFE3
A/D data register CH	ADDRCH	R	H'00	H'FFE4
A/D data register CL	ADDRCL	R	H'00	H'FFE5
A/D data register DH	ADDRDH	R	H'00	H'FFE6
A/D data register DL	ADDRDL	R	H'00	H'FFE7
A/D control/status register	ADCSR	R/(W)*2	H'00	H'FFE8
A/D control register	ADCR	R/W	H'3F	H'FFE9
Module stop control register	MSTPCRH	R/W	H'3F	H'FF86
	MSTPCRL	R/W	H'FF	H'FF87
Keyboard comparator control register	KBCOMP	R/W	H'00	H'FEE4

Notes: 1. Lower 16 bits of the address.

2. Only 0 can be written in bit 7, to clear the flag.

### 20.2 Register Descriptions

#### 20.2.1 A/D Data Registers A to D (ADDRA to ADDRD)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	—	—		—	_	—
Initial value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

There are four 16-bit read-only ADDR registers, ADDRA to ADDRD, used to store the results of A/D conversion.

# 22.9 Interrupt Handling when Programming/Erasing Flash Memory

All interrupts, including NMI input is disabled when flash memory is being programmed or erased (when the P or E bit is set in FLMCR1), and while the boot program is executing in boot mode<sup>\*1</sup>, to give priority to the program or erase operation. There are three reasons for this:

- 1. Interrupt during programming or erasing might cause a violation of the programming or erasing algorithm, with the result that normal operation could not be assured.
- 2. In the interrupt exception handling sequence during programming or erasing, the vector would not be read correctly<sup>\*2</sup>, possibly resulting in MCU runaway.
- 3. If interrupt occurred during boot program execution, it would not be possible to execute the normal boot mode sequence.

For these reasons, in on-board programming mode alone there are conditions for disabling interrupt, as an exception to the general rule. However, this provision does not guarantee normal erasing and programming or MCU operation. All interrupt requests, including NMI input, must therefore be disabled inside and outside the MCU when programming or erasing flash memory. Interrupt is also disabled in the error-protection state while the P or E bit remains set in FLMCR1.

- Notes: 1. Interrupt requests must be disabled inside and outside the MCU until the programming control program has completed programming.
  - 2. The vector may not be read correctly in this case for the following two reasons:
    - If flash memory is read while being programmed or erased (while the P or E bit is set in FLMCR1), correct read data will not be obtained (undetermined values will be returned).
    - If the interrupt entry in the vector table has not been programmed yet, interrupt exception handling will not be executed correctly.






Figure 23.22 Status Read Mode Timing Waveforms

Table 23.19	Status	Read	Mode	Return	Commands
-------------	--------	------	------	--------	----------

Pin Name	F07	FO6	FO5	FO4	FO3	FO2	FO1	FO0
Attribute	Normal end identification	Command error	Program- ming error	Erase error	_	_	Program- ming or erase count exceeded	Effective address error
Initial value	0	0	0	0	0	0	0	0
Indications	Normal end: 0 Abnormal	Command error: 1 Otherwise: 0	Program- ming error: 1	Erase error: 1 Otherwise: 0	— )	_	Count exceeded: 1 Otherwise: 0	Effective address error: 1
	end: 1		Otherwise: 0	)				Otherwise: 0

Note: FO2 and FO3 are undefined.

#### 23.10.8 Status Polling

- The FO7 status polling flag indicates the operating status in auto-program or auto-erase mode.
- The FO6 status polling flag indicates a normal or abnormal end in auto-program or auto-erase mode.

### Renesas




Figure 26.3 Connection of External Capacitor (Mask ROM Type Incorporating Step-Down Circuit and Product Not Incorporating Step-Down Circuit)

#### Table 26.18 Permissible Output Currents

Conditions:  $V_{cc} = 4.0 \text{ V}$  to 5.5 V,  $V_{cc}B = 4.0 \text{ V}$  to 5.5 V,  $V_{ss} = 0 \text{ V}$ ,  $Ta = -20 \text{ to } +75^{\circ}\text{C}$  (regular specifications),  $T_a = -40 \text{ to } +85^{\circ}\text{C}$  (wide-range specifications)

Item		Symbol	Min	Тур	Max	Unit
Permissible output low current (per pin)	SCL1, SCL0, SDA1, SDA0, PS2AC to PS2CC, PS2AD to PS2CD, PA7 to PA4 (bus drive function selected)	I <sub>OL</sub>	_	_	20	mA
	Ports 1, 2, 3		_	_	10	mA
	RESO		_	_	3	mA
	Other output pins		_	_	2	mA
Permissible output	Total of ports 1, 2, and 3	$\sum$ I <sub>ol</sub>	_	—	80	mA
low current (total)	Total of all output pins, including the above		—	—	120	mA
Permissible output high current (per pin)	All output pins	— <b>I</b> <sub>он</sub>	_	—	2	mA
Permissible output high current (total)	Total of all output pins	$\Sigma - \mathbf{I}_{\text{OH}}$	_	—	40	mA



#### Table 26.31 DC Characteristics (2)

Conditions:  $V_{cc} = 3.0 \text{ V to } 5.5 \text{ V}^{*11}, V_{cc}B = 3.0 \text{ V to } 5.5 \text{ V}, AV_{cc}^{*1} = 3.0 \text{ V to } 5.5 \text{ V}, AV_{ref} = 3.0 \text{ V to } 5.5 \text{ V}, V_{ss} = AV_{ss}^{*1} = 0 \text{ V}, T_a = -20 \text{ to } +75^{\circ}C^{*11}$ 

Item			Symbol	Min	Тур	Max	Unit	Test Conditions
Schmitt trigger input voltage	P67 to P60(KWUL = 00) <sup>*2*6</sup> , KIN15 to KIN8 <sup>*7*8</sup> , IRQ2 to IRQ0 <sup>*3</sup> , IRQ5 to IRQ3	(1)	V <sub>T</sub> <sup>-</sup>	$\begin{array}{c} V_{cc} \times 0.2 \\ V_{cc} B \times 0.2 \end{array}$	_	—	V	
			V <sub>T</sub> <sup>+</sup>	—	—	$\begin{array}{c} V_{cc} \times 0.7 \\ V_{cc} B \times 0.7 \end{array}$	V	_
			$V_{T}^{+} - V_{T}^{-}$	$\begin{array}{c} V_{cc} \times 0.05 \\ V_{cc} B \times \\ 0.05 \end{array}$	_	_	V	
Schmitt	P67 to P60	_	V <sub>T</sub> <sup>-</sup>	$V_{cc}  imes 0.3$	_		V	
trigger input voltage	(KWUL = 01)		$V_{T}^{+}$	_	—	$V_{cc}  imes 0.7$	_	
(in level swiching) <sup>*6</sup>		_	$V_{\rm T}^{^+}-V_{\rm T}^{^-}$	$V_{cc}  imes 0.05$	—		_	
	P67 to P60 (KWUL = 10)		$V_{T}^{-}$	$V_{cc}  imes 0.4$	_		_	
			$V_{T}^{+}$	—	—	$V_{cc}  imes 0.8$	_	
	P67 to P60 (KWUL = 11)	_	$V_{\rm T}^{^+}-V_{\rm T}^{^-}$	$V_{cc}  imes 0.03$		—	_	
			V <sub>T</sub> <sup>-</sup>	$V_{cc}  imes 0.45$	—	—		
			$V_{T}^{+}$	—	—	$V_{cc}  imes 0.9$	_	
			$V_{_{T}}^{^{+}}-V_{_{T}}^{^{-}}$	0.05	—	_		
Input high voltage	RES, STBY, NMI, MD1, MD0	(2)	V <sub>IH</sub>	$V_{cc}  imes 0.9$	_	V <sub>cc</sub> +0.3	V	
	EXTAL	_		$V_{cc}  imes 0.7$	—	V <sub>cc</sub> +0.3	V	
	PA7 to PA0*7	_		$V_{cc}B \times 0.7$	_	V <sub>cc</sub> B +0.3	V	_
	Port 7	_	_	$V_{cc}  imes 0.7$	_	AV <sub>cc</sub> +0.3	V	_
	Input pins except (1) and (2) above			$V_{cc} \times 0.7$	_	V <sub>cc</sub> +0.3	V	

		Cond	ition A	Cond	ition B	Cond	ition C		
		20	MHz	16	MHz	10	MHz		Test
ltem	Symbol	Min	Max	Min	Max	Min	Max	Unit	Conditions
Read data access time 1	t <sub>ACC1</sub>	_	$1.0 \times t_{_{cyc}}$ –30	_	$1.0  imes t_{_{cyc}}$ –40	_	1.0  imes t <sub>cyc</sub> –60	ns	Figure 26.10 to figure 26.14
Read data access time 2	t <sub>ACC2</sub>	_	1.5 × t <sub>cyc</sub> –25	_	1.5 × t <sub>cyc</sub> –35	_	$1.5  imes t_{_{cyc}}$ –50	ns	-
Read data access time 3	t <sub>ACC3</sub>	_	2.0  imes t <sub>cyc</sub> –30	_	$2.0  imes t_{ m cyc}$ –40	_	$2.0  imes$ $t_{_{cyc}}$ –60	ns	-
Read data access time 4	t <sub>ACC4</sub>	_	$2.5 \times t_{_{cyc}}$ –25	_	$2.5 \times t_{_{cyc}}$ –35	_	$2.5  imes t_{_{cyc}}$ –50	ns	-
Read data access time 5	t <sub>ACC5</sub>	_	$3.0  imes t_{ m cyc}$ –30	_	$3.0  imes t_{ m cyc}$ –40	_	$3.0  imes t_{ m cyc}$ –60	ns	-
WR delay time 1	$\mathbf{t}_{_{\mathrm{WRD1}}}$	_	30	_	45	_	60	ns	-
WR delay time 2	$\mathbf{t}_{_{\mathrm{WRD2}}}$	_	30	_	45	_	60	ns	-
WR pulse width 1	t <sub>wsw1</sub>	1.0 × t <sub>cyc</sub> –20	_	1.0× t <sub>cyc</sub> –30	_	$1.0 \times t_{cyc}$ –40	—	ns	-
WR pulse width 2	t <sub>wsw2</sub>	1.5 × t <sub>cyc</sub> –20	—	1.5 × t <sub>cyc</sub> −30	—	$1.5 \times t_{cyc}$ –40	—	ns	-
Write data delay time	$\mathbf{t}_{_{\mathrm{WDD}}}$	—	30	—	45	—	60	ns	_
Write data setup time	$\mathbf{t}_{_{\mathrm{WDS}}}$	0	_	0	_	0		ns	
Write data hold time	$\mathbf{t}_{WDH}$	10	_	15	_	20	_	ns	_
WAIT setup time	t <sub>wrs</sub>	30	_	45		60		ns	
WAIT hold time	t <sub>wth</sub>	5	—	5		10		ns	-

#### Appendix B Internal I/O Registers

Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name	Bus Width
H'FFBE	P7PIN (read)	P77PIN	P76PIN	P75PIN	P74PIN	P73PIN	P72PIN	P71PIN	P70PIN	Ports	8
	PBDDR (write)	PB7DDR	PB6DDR	PB5DDR	PB4DDR	PB3DDR	PB2DDR	PB1DDR	PB0DDR		
H'FFBF	P8DR	_	P86DR	P85DR	P84DR	P83DR	P82DR	P81DR	P80DR		
H'FFC0	P9DDR	P97DDR	P96DDR	P95DDR	P94DDR	P93DDR	P92DDR	P91DDR	P90DDR		
H'FFC1	P9DR	P97DR	P96DR	P95DR	P94DR	P93DR	P92DR	P91DR	P90DR		
H'FFC2	IER	IRQ7E	IRQ6E	IRQ5E	IRQ4E	IRQ3E	IRQ2E	IRQ1E	IRQ0E	Interrupt controller	8
H'FFC3	STCR	IICS	IICX1	IICX0	IICE	FLSHE	_	ICKS1	ICKS0	System	8
H'FFC4	SYSCR	CS2E	IOSE	INTM1	INTM0	XRST	NMIEG	HIE	RAME		
H'FFC5	MDCR	EXPE	—	—	_	_	_	MDS1	MDS0		
H'FFC6	BCR	ICIS1	ICIS0	BRSTRM	BRSTS1	BRSTS0	_	IOS1	IOS0	Bus	8
H'FFC7	WSCR	RAMS	RAM0	ABW	AST	WMS1	WMS0	WC1	WC0	controller	
H'FFC8	TCR0	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0	TMR0,	16
H'FFC9	TCR1	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0	TMR1	
H'FFCA	TCSR0	CMFB	CMFA	OVF	ADTE	OS3	OS2	OS1	OS0		
H'FFCB	TCSR1	CMFB	CMFA	OVF		OS3	OS2	OS1	OS0		
H'FFCC	TCORA0										
H'FFCD	TCORA1										
H'FFCE	TCORB0										
H'FFCF	TCORB1										
H'FFD0	TCNT0										
H'FFD1	TCNT1										
H'FFD2	PWOERB	OE15	OE14	OE13	OE12	OE11	OE10	OE9	OE8	PWM	8
H'FFD3	PWOERA	OE7	OE6	OE5	OE4	OE3	OE2	OE1	OE0		
H'FFD4	PWDPRB	OS15	OS14	OS13	OS12	OS11	OS10	OS9	OS8		
H'FFD5	PWDPRA	OS7	OS6	OS5	OS4	OS3	OS2	OS1	OS0		
H'FFD6	PWSL	PWCKE	PWCKS	_	_	RS3	RS2	RS1	RS0		
H'FFD7	PWDR0 to PWDR15										
H'FFD8	SMR0	C/Ā	CHR	PE	O/Ē	STOP	MP	CKS1	CKS0	SCI0	8
	ICCR0	ICE	IEIC	MST	TRS	ACKE	BBSY	IRIC	SCP	IIC0	_
H'FFD9	BRR0									SCI0	_
	ICSR0	ESTP	STOP	IRTR	AASX	AL	AAS	ADZ	ACKB	IIC0	-




Figure C.31 Port 9 Block Diagram (Pins P93 to P95)