E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Not For New Designs
Core Processor	STM8A
Core Size	8-Bit
Speed	16MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	16
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	640 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 5x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	20-TSSOP (0.173", 4.40mm Width)
Supplier Device Package	20-TSSOP
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm8af6213pcx

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

List of tables

Table 1.	STM8AF6213/23/23A/26 features	10
Table 2.	Peripheral clock gating bit assignments in CLK_PCKENR1/2 registers	15
Table 3.	TIM timer features.	18
Table 4.	Communication peripheral naming correspondence	19
Table 5.	Legend/abbreviations for pinout tables	22
Table 6.	STM8AF6213/STM8AF6223 TSSOP20 pin description	23
Table 7.	STM8AF6223A TSSOP20 pin description	25
Table 8.	STM8AF6226 LQFP32/VFQPN32 pin description	28
Table 9.	Memory model for the devices covered in this datasheet	34
Table 10.	I/O port hardware register map	34
Table 11.	General hardware register map	35
Table 12.	CPU/SWIM/debug module/interrupt controller registers	42
Table 13.	Interrupt mapping	44
Table 14.	Option bytes	46
Table 15.	Option byte description	47
Table 16.	STM8AF6226 alternate function remapping bits [7:2] for 32-pin packages	48
Table 17.	STM8AF6213 and STM8AF6223 alternate function remapping bits [7:2]	
	for 20-pin packages	49
Table 18.	STM8AF6223A alternate function remapping bits [7:2] for 20-pin packages	49
Table 19.	STM8AF6226 alternate function remapping bits [1:0] for 32-pin packages	50
Table 20.	STM8AF6213/STM8AF6223 alternate function remapping bits [1:0]	
	for 20-pin packages	50
Table 21.	STM8AF6223A alternate function remapping bits [1:0] for 20-pin packages	51
Table 22.	Voltage characteristics	53
Table 23.		54
Table 24.	Thermal characteristics	54
Table 25.	Operating lifetime (OLF)	54
Table 26.	General operating conditions	55
Table 27.	Operating conditions at power-up/power-down	56
Table 28.	Total current consumption with code execution in run mode at $V_{DD} = 5 V$	57
Table 29.	Total current consumption with code execution in run mode at $V_{DD} = 3.3 \text{ V} \dots \dots$	58
Table 30.	Total current consumption in wait mode at $V_{DD} = 5 V \dots N$	59
Table 31.	Total current consumption in wait mode at $V_{DD} = 3.3 V \dots \dots$	59
Table 32.	Total current consumption in active halt mode at $V_{DD} = 5 V \dots \dots \dots$	60
Table 33.	Total current consumption in active halt mode at $V_{DD} = 3.3 V \dots$	60
Table 34.	Total current consumption in halt mode at $V_{DD} = 5 V$	61
Table 35.	Total current consumption in halt mode at $V_{DD} = 3.3 \text{ V} \dots \dots \dots \dots \dots$	61
Table 36.	Wakeup times	61
Table 37.	Total current consumption and timing in forced reset state	62
Table 38.	Peripheral current consumption	62
Table 39.	HSE user external clock characteristics	66
Table 40.	HSE oscillator characteristics	67
Table 41.	HSI oscillator characteristics	68
Table 42.	LSI oscillator characteristics	69
Table 43.	RAM and hardware registers	69
Table 44.	Flash program memory/data EEPROM memory	69
Table 45.	Flash program memory	70
Table 46.	Data memory	70



Table 47.	I/O static characteristics
Table 48.	Output driving current (standard ports)
Table 49.	Output driving current (true open drain ports)
Table 50.	Output driving current (high sink ports)
Table 51.	NRST pin characteristics
Table 52.	SPI characteristics
Table 53.	I ² C characteristics
Table 54.	ADC characteristics
Table 55.	ADC accuracy with RAIN < 10 k Ω , V _{DD} = 5 V
Table 56.	ADC accuracy with RAIN < 10 k Ω , V _{DD} = 3.3 V
Table 57.	EMS data
Table 58.	EMI data
Table 59.	ESD absolute maximum ratings
Table 60.	Electrical sensitivities
Table 61.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package
	mechanical data
Table 62.	TSSOP20 – 20-lead thin shrink small outline, 6.5 x 4.4 mm, 0.65 mm pitch,
	package mechanical data
Table 63.	VFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch very thin profile fine pitch
	quad flat package mechanical data
Table 64.	Thermal characteristics
Table 65.	STM8AF6213/23/23A/26 ordering information scheme
Table 66.	Document revision history



List of figures

Figure 1.	STM8AF6213/23/23A/26 block diagram1	1
Figure 2.	Flash memory organization1	4
Figure 3.	STM8AF6213/STM8AF6223 TSSOP20 pinout	2
Figure 4.	STM8AF6223A TSSOP20 pinout	3
Figure 5.	STM8AF6226 LQFP32/VFQPN32 pinout	8
Figure 6.	Memory map	3
Figure 7.	Pin loading conditions	2
Figure 8.	Pin input voltage	3
Figure 9.	$f_{CPIImax}$ versus V_{DD}	6
Figure 10.	External capacitor C _{EXT}	7
Figure 11.	Typ I_{DD} vs. V. HSE user external clock. from = 16 MHz	3
Figure 12.	Typ $I_{DO}(RUN)$ vs. f _{CPU} HSE user external clock. V = 5 V 6	3
Figure 13.	Typ $I_{DD(RUN)}$ vs. V_{DD} HSEI RC osc., $f_{CPU} = 16$ MHz	4
Figure 14.	Typ $I_{DD(WEI)}$ vs. V_{DD} HSE user external clock. $f_{CPU} = 16$ MHz	4
Figure 15.	Typ $I_{DD}(WFI)$ vs. f_{CDI} HSE user external clock. $V_{DD} = 5 V$	5
Figure 16.	Typ $I_{DD(WEI)}$ vs. V_DD HSI RC osc., $f_{CDU} = 16$ MHz	5
Figure 17.	HSE external clock source	6
Figure 18.	HSE oscillator circuit diagram	7
Figure 19.	Typical V _{II} and V _{II} vs V _{DD} @ 4 temperatures	2
Figure 20.	Typical pull-up resistance R_{PI} vs V_{P} @ 4 temperatures	2
Figure 21.	Typical pull-up current I_{pul} vs $V_{\Box} @ 4$ temperatures	3
Figure 22.	Typ. $V_{OL} \otimes V_{OL} = 5 V$ (standard ports).	4
Figure 23.	Typ. Vol. $(0, V_{DD}) = 3.3 \text{ V}$ (standard ports).	4
Figure 24.	Typ. $V_{OL} \oslash V_{DD} = 5 V$ (true open drain ports).	5
Figure 25.	Typ. Vol. @ Vol. = 3.3 V (true open drain ports)	5
Figure 26.	Typ. V _{OL} \oslash V _{DD} = 5 V (high sink ports)	5
Figure 27.	Typ. Vol. @ Vol. = 3.3 V (high sink ports)	6
Figure 28.	Typ. V_{DD} - V_{DH} @ V_{DD} = 5 V (standard ports).	6
Figure 29.	Typ. V_{DD} - V_{OH} @ V_{DD} = 3.3 V (standard ports)	6
Figure 30.	Typ. V_{DP} - $V_{\text{OH}} @ V_{\text{DP}} = 5 V$ (high sink ports)	7
Figure 31.	Typ. $V_{\Box\Box} = V_{\Box\Box} = 3.3 V$ (high sink ports)	7
Figure 32.	Typical NRST V _{II} and V _{II} vs V _{DD} \emptyset 4 temperatures	8
Figure 33.	Typical NRST pull-up resistance vs V and 4 temperatures	9
Figure 34.	Typical NRST pull-up current vs V @ 4 temperatures	9
Figure 35.	Recommended reset pin protection	0
Figure 36.	SPI timing diagram - slave mode and CPHA = 0	1
Figure 37.	SPI timing diagram - slave mode and CPHA = 1	2
Figure 38.	SPI timing diagram - master mode ⁽¹⁾	2
Figure 39.	Typical application with I2C bus and timing diagram	4
Figure 40.	ADC accuracy characteristics	7
Figure 41.	Typical application with ADC	7
Figure 42.	LQFP32 - 32-pin. 7 x 7 mm low-profile guad flat package outline	1
Figure 43.	LQFP32 - 32-pin, 7 x 7 mm low-profile guad flat package	
	recommended footprint	3
Figure 44.	LQFP32 marking example (package top view).	3
Figure 45.	TSSOP20 – 20-lead thin shrink small outline. 6.5 x 4.4 mm. 0.65 mm pitch.	-
J	package outline	4
Figure 46.	TSSOP20 – 20-lead thin shrink small outline. 6.5 x 4.4 mm. 0.65 mm pitch.	
0		



2 Description

The STM8AF6213, STM8AF6223, STM8AF6223A and STM8AF6226 automotive 8-bit microcontrollers offer 4 to 8 Kbytes of Flash program memory, plus integrated true data EEPROM. The STM8S series and STM8AF series 8-bit microcontrollers reference manual (RM0016) refers to devices in this family as low-density. They provide the following benefits: performance, robustness and reduced system cost.

Device performance and robustness are ensured by advanced core and peripherals made in a state-of-the-art technology, a 16 MHz clock frequency, robust I/Os, independent watchdogs with separate clock source, and a clock security system.

The system cost is reduced thanks to an integrated true data EEPROM for up to 300 kwrite/erase cycles and a high system integration level with internal clock oscillators, watchdog, and brown-out reset.

Full documentation is offered as well as a wide choice of development tools.

Device	STM8AF6226	STM8AF6223	STM8AF6223A	STM8AF6213		
Pin count	32		20			
Max. number of GPIOs	28 including 21 high-sink I/Os	16 inc	16 including 12 high-sink I/Os			
Ext. interrupt pins	28		16			
Timer CAPCOM channels	6	7	6	7		
Timer complementary outputs	3	1	2	1		
A/D converter channels	7	5	7	5		
Low-density Flash program memory (byte)		8 K		4 K		
Data EEPROM (byte)		64	0 ⁽¹⁾			
RAM (byte)	1 K					
Peripheral set	Multipurpose independent	timer (TIM1), SP WDG, ADC, PWM	I, I2C, LINUART, w I timer (TIM5), 8-bi	vindow WDG, t timer (TIM6)		

Table 1. STM8AF6213/23/23A/26 features

1. No read-while-write (RWW) capability



4 **Product overview**

The following section intends to give an overview of the basic features of the products covered by this datasheet.

For more detailed information on each feature please refer to STM8S series and STM8AF series 8-bit microcontrollers reference manual (RM0016).

4.1 Central processing unit (CPU)

The 8-bit STM8 core is designed for code efficiency and performance.

It contains 6 internal registers which are directly addressable in each execution context, 20 addressing modes including indexed indirect and relative addressing and 80 instructions.

4.1.1 Architecture and registers

- Harvard architecture
- 3-stage pipeline
- 32-bit wide program memory bus single cycle fetching for most instructions
- X and Y 16-bit index registers, enabling indexed addressing modes with or without offset and read-modify-write type data manipulations
- 8-bit accumulator
- 24-bit program counter 16-Mbyte linear memory space
- 16-bit stack pointer access to a 64 Kbyte level stack
- 8-bit condition code register 7 condition flags for the result of the last instruction.

4.1.2 Addressing

- 20 addressing modes
- Indexed indirect addressing mode for look-up tables located anywhere in the address space
- Stack pointer relative addressing mode for local variables and parameter passing

4.1.3 Instruction set

- 80 instructions with 2-byte average instruction size
- Standard data movement and logic/arithmetic functions
- 8-bit by 8-bit multiplication
- 16-bit by 8-bit and 16-bit by 16-bit division
- Bit manipulation
- Data transfer between stack and accumulator (push/pop) with direct stack access
- Data transfer using the X and Y registers or direct memory-to-memory transfers



Independent watchdog timer

The independent watchdog peripheral can be used to resolve processor malfunctions due to hardware or software failures.

It is clocked by the 128 kHz LSI internal RC clock source, and thus stays active even in case of a CPU clock failure.

The IWDG time base spans from 60 µs to 1 s

4.8 Auto wakeup counter

- Used for auto wakeup from active halt mode
- Clock source: Internal 128 kHz internal low frequency RC oscillator or external clock
- LSI clock can be internally connected to TIM1 input capture channel 1 for calibration

4.9 Beeper

The beeper function outputs a signal on the BEEP pin for sound generation. The signal is in the range of 1, 2 or 4 kHz.

The beeper output port is only available through the alternate function remap option bit AFR7.

4.10 TIM1 - 16-bit advanced control timer

This is a high-end timer designed for a wide range of control applications. With its complementary outputs, dead-time control and center-aligned PWM capability, the field of applications is extended to motor control, lighting and half-bridge driver.

- 16-bit up, down and up/down auto-reload counter with 16-bit fractional prescaler.
- Four independent capture/compare channels (CAPCOM) configurable as input capture, output compare, PWM generation (edge and center aligned mode) and single pulse mode output.
- Synchronization module to control the timer with external signals or to synchronise with TIM5 or TIM6
- Break input to force the timer outputs into a defined state
- Three complementary outputs with adjustable dead time
- Encoder mode
- Interrupt sources: 3 x input capture/output compare, 1 x overflow/update, 1 x break



Asynchronous communication (UART mode)

- Full duplex communication NRZ standard format (mark/space)
- Programmable transmit and receive baud rates up to 1 Mbit/s (f_{CPU}/16) and capable of following any standard baud rate regardless of the input frequency
- Separate enable bits for transmitter and receiver
 - Two receiver wakeup modes:
 - Address bit (MSB)
 - Idle line (interrupt)
- Transmission error detection with interrupt generation
- Parity control

Synchronous communication

- Full duplex synchronous transfers
- SPI master operation
- 8-bit data communication
- Maximum speed: 1 Mbit/s at 16 MHz (f_{CPU}/16)

4.14.2 Serial peripheral interface (SPI)

- Maximum speed: 8 Mbit/s (f_{MASTER}/2) both for master and slave
- Full duplex synchronous transfers
- Simplex synchronous transfers on two lines with a possible bidirectional data line
- Master or slave operation selectable by hardware or software
- CRC calculation
- 1 byte Tx and Rx buffer
- Slave /master selection input pin

4.14.3 Inter integrated circuit (I²C) interface

- I²C master features:
 - Clock generation
 - Start and stop generation
- I²C slave features:
 - Programmable I²C address detection
 - Stop bit detection
- Generation and detection of 7-bit/10-bit addressing and general call
 - Supports different communication speeds:
 - Standard speed (up to 100 kHz),
 - Fast speed (up to 400 kHz)



				Inpu	t		Ou	tput				
LQFP32 VFQPN32	Pin name	Туре	floating	ndw	Ext. interrupt	High sink ⁽¹⁾	Speed	αo	dd	Main function (after reset)	Default alternate function	Alternate function after remap [option bit]
27	PD2/[AIN3] [TIM5_CH3]	I/O	x	x	x	HS	O3	х	x	Port D2	-	Analog input 3 [AFR2] Timer 52 - channel 3 [AFR1]
28	PD3/ AIN4/ TIM5_CH2/ ADC_ETR	I/O	x	x	x	HS	O3	х	x	Port D3	Analog input 4 Timer 52 - channel 2/ADC external trigger	-
29	PD4/ TIM5_CH1/ BEEP [LINUART_CK]	I/O	x	x	х	HS	O3	х	x	Port D4	Timer 5 - channel 1/BEEP output	LINUART clock [AFR2]
30	PD5/ AIN5/ LINUART_TX	I/O	x	х	x	НS	O3	х	х	Port D5	Analog input 5/ LINUART data transmit	-
31	PD6/ AIN6/ LINUART_RX	I/O	x	x	x	HS	O3	х	x	Port D6	Analog input 6/ LINUART data receive	-
32	PD7/ TLI [TIM1_CH4]	I/O	x	x	x	HS	О3	х	x	Port D7	Top level interrupt	Timer 1 - channel 4 [AFR6]

Table 8. STM8AF6226 LQFP32/VFQPN32 pin description (continued)

1. I/O pins used simultaneously for high current source/sink must be uniformly spaced around the package. In addition, the total driven current must respect the absolute maximum ratings (see *Section 9.2: Absolute maximum ratings*).

2. When the MCU is in Halt/Active-halt mode, PA1 is automatically configured in input weak pull-up and cannot be used for waking up the device. In this mode, the output state of PA1 is not driven. It is recommended to use PA1 only in input mode if Halt/Active-halt is used in the application.

3. In the open-drain output column, 'T' defines a true open-drain I/O (P-buffer, weak pull-up, and protection diode to VDD are not implemented).

4. The PD1 pin is in input pull-up during the reset phase and after internal reset release.



			• • • • • •	Posot
Address	Block	Register label	Register name	status
0x00 50B3	RST	RST_SR	Reset status register	0xXX ⁽¹⁾
0x00 50B4 to 0x00 50BF	Reserved area (12 byte)			
0x00 50C0		CLK_ICKR	Internal clock control register	0x01
0x00 50C1	ULK	CLK_ECKR	External clock control register	0x00
0x00 50C2		R	eserved area (1 byte)	
0x00 50C3		CLK_CMSR	Clock master status register	0xE1
0x00 50C4		CLK_SWR	Clock master switch register	0xE1
0x00 50C5	CLK	CLK_SWCR	Clock switch control register	0xXX
0x00 50C6	CLK	CLK_CKDIVR	Clock divider register	0x18
0x00 50C7		CLK_PCKENR1	Peripheral clock gating register 1	0xFF
0x00 50C8		CLK_CSSR	Clock security system register	0x00
0x00 50C9		CLK_CCOR	Configurable clock control register	0x00
0x00 50CA		CLK_PCKENR2	Peripheral clock gating register 2	0xFF
0x00 50CB	Reserved area (1 byte)			
0x00 50CC		CLK_HSITRIMR	HSI clock calibration trimming register	0x00
0x00 50CD	CLK	CLK_SWIMCCR	SWIM clock control register	0bXXXX XXX0
0x00 50CE to 0x00 50D0		R	eserved area (3 byte)	
0x00 50D1		WWDG_CR	WWDG control register	0x7F
0x00 50D2	WWDG	WWDG_WR	WWDR window register	0x7F
0x00 50D3 to 0x00 50DF		R	eserved area (13 byte)	
0x00 50E0		IWDG_KR	IWDG key register	0xXX ⁽²⁾
0x00 50E1	IWDG	IWDG_PR	IWDG prescaler register	0x00
0x00 50E2		IWDG_RLR	IWDG reload register	0xFF
0x00 50E3 to 0x00 50EF		R	eserved area (13 byte)	
0x00 50F0		AWU_CSR1	AWU control/status register 1	0x00
0x00 50F1	AWU	AWU_APR	AWU asynchronous prescaler buffer register	0x3F
0x00 50F2		AWU_TBR	AWU timebase selection register	0x00
0x00 50F3	BEEP	BEEP_CSR	BEEP control/status register	0x1F
0x00 50F4 to 0x00 50FF		R	eserved area (12 byte)	

Table	11	General	hardware	register	man	(continued)	
labic		General	naraware	register	map	(continueu)	



Priority	Source block	Description	Wakeup from halt mode	Wakeup from active-halt mode	Interrupt vector address
23	TIM6	TIM6 update/overflow/trigger	-	-	0x00 8064
24	Flash	EOP/WR_PG_DIS	-	-	0x00 8068

Table 13. Interrupt mapping (continued)

1. Except PA1.



9 Electrical characteristics

9.1 Parameter conditions

Unless otherwise specified, all voltages are referred to V_{SS}.

9.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = -40$ °C, $T_A = 25$ °C, and $T_A = T_{Amax}$ (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production.

9.1.2 Typical values

Unless otherwise specified, typical data are based on $T_A = 25$ °C, $V_{DD} = 5.0$ V. They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range.

9.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

9.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *Figure 7*.







9.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in Figure 8.



Figure 8. Pin input voltage

9.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 22: Voltage characteristics*, *Table 23: Current characteristics* and *Table 24: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect the device's reliability.

Device mission profile (application conditions) is compliant with JEDEC JESD47 Qualification Standard, extended mission profiles are available on demand.

Symbol	Ratings Min		Мах	Unit	
V_{DDx} - V_{SS}	Supply voltage (including $V_{DDA and} V_{DDIO}$) ⁽¹⁾	-0.3	6.5	V	
V	Input voltage on true open drain pins ⁽²⁾	V _{SS} - 0.3	6.5	V	
VIN	Input voltage on any other pin ⁽²⁾	V _{SS} - 0.3	V _{DD} + 0.3	v	
V _{DDx} - V _{DD}	Variations between different power pins	-	50	m\/	
V _{SSx} - V _{SS}	Variations between all the different ground pins	-	50		
V _{ESD}	Electrostatic discharge voltage	see Absolute maximum r (electrical sensitivity) page 89		ratings) on	

Table 22. Voltage characteristics

1. All power (V_{DD}) and ground (V_{SS}) pins must always be connected to the external power supply

2. I_{INJ(PIN)} must never be exceeded. This is implicitly insured if V_{IN} maximum is respected. If V_{IN} maximum cannot be respected, the injection current must be limited externally to the I_{INJ(PIN)} value. A positive injection is induced by V_{IN} > V_{DD} while a negative injection is induced by V_{IN} < V_{SS}. For true open-drain pads, there is no positive injection current, and the corresponding V_{IN} maximum must always be respected



Symbol	Parameter	Conc	Тур	Max	Unit	
	Supply current	f _{CPU} = f _{MASTER} = 16 MHz	HSE crystal osc. (16 MHz)	4.5	-	
	in run mode, code executed		HSE user ext. clock (16 MHz)	4.3	4.75	
I _{DD(RUN)}	from Flash		HSI RC osc. (16 MHz)	3.7	4.5 ⁽¹⁾	
	Supply current in run mode, code executed from Flash	f _{CPU} = f _{MASTER} = 2 MHz	HSI RC osc. (16 MHz/8) ⁽²⁾	0.84	2 ⁽¹⁾	mA
		f _{CPU} = f _{MASTER} /128 = 125 kHz	HSI RC osc. (16 MHz)	0.72	0.9	
		f _{CPU} = f _{MASTER} /128 = 15.625 kHz	HSI RC osc. (16 MHz/8)	0.46	0.58	
		f _{CPU} = f _{MASTER} = 128 kHz	LSI RC osc. (128 kHz)	0.42	0.57	

Table 28. Total current consumption with code execution in run mode at V_{DD} = 5 V (continued)

1. Tested in production.

2. Default clock configuration measured with all peripherals off.

Symbol	Parameter	Cond	Тур	Max ⁽¹⁾	Unit	
			HSE crystal osc. (16 MHz)	1.8	-	
		f _{CPU} = f _{MASTER} =16 MHz	HSE user ext. clock (16 MHz)	2	2.3	
	Supply current		HSI RC osc. (16 MHz)	1.5	2	
	in run mode,	f f /128 - 125 kHz	HSE user ext. clock (16 MHz)	0.81	-	
	code executed from RAM	ICPU - IMASTER/ IZO - IZO KIIZ	HSI RC osc. (16 MHz)	0.7	0.87	
		f _{CPU} = f _{MASTER} / 128 = 15.625 kHz	HSI RC osc. (16 MHz/8)	0.46	0.58	
		f _{CPU} = f _{MASTER} =128 kHz	LSI RC osc. (128 kHz)	0.41	0.55	m۸
'DD(RUN)		f _{CPU} = f _{MASTER} = 16 MHz	HSE crystal osc. (16 MHz)	4	-	
			HSE user ext. clock (16 MHz)	3.9	4.7	
	Supply current		HSI RC osc. (16 MHz)	3.7	4.5	
	in run mode,	f _{CPU} = f _{MASTER} =2 MHz	HSI RC osc. (16 MHz/8) ⁽²⁾	0.84	1.05	
	from Flash	f _{CPU} = f _{MASTER} / 128 = 125 kHz	HSI RC osc. (16 MHz)	0.72	0.9	
		f _{CPU} = f _{MASTER} /128 = 15.625 kHz	HSI RC osc. (16 MHz/8)	0.46	0.58	
		f _{CPU} = f _{MASTER} =128 kHz	LSI RC osc. (128 kHz)	0.42	0.57	

Table 29. Total current consumption with code execution in run mode at V_{DD} = 3.3 V

1. Guaranteed by characterization results.

2. Default clock configuration measured with all peripherals off.



47/

9.3.3 External clock sources and timing characteristics

HSE user external clock

Subject to general operating conditions for V_{DD} and $T_{\text{A}}.$

Table 39. HSE us	ser external clock	characteristics
------------------	--------------------	-----------------

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
f _{HSE_ext}	User external clock source frequency	-	0	-	16	MHz
V _{HSEH} ⁽¹⁾	OSCIN input pin high level voltage	-	0.7 x V _{DD}	-	V _{DD} + 0.3 V	V
V _{HSEL} ⁽¹⁾	OSCIN input pin low level voltage	-	V _{SS}	-	0.3 x V _{DD}	v
I _{LEAK_HSE}	OSCIN input leakage current	$V_{SS} < V_{IN} < V_{DD}$	-1	-	+1	μΑ

1. Guaranteed by characterization results.







9.3.7 Reset pin characteristics

Subject to general operating conditions for V_{DD} and T_{A} unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
V _{IL(NRST)}	NRST input low level voltage ⁽¹⁾	-	-0.3	-	$0.3 \times V_{DD}$	
V _{IH(NRST)}	NRST input high level voltage ⁽¹⁾	I _{OL} = 2 mA	0.7 x V _{DD}	-	V _{DD} + 0.3	V
V _{OL(NRST)}	NRST output low level voltage ⁽¹⁾	-	-	-	0.5	
R _{PU(NRST)}	NRST pull-up resistor ⁽²⁾	-	30	55	80	kΩ
t _{IFP(NRST)}	NRST input filtered pulse ⁽³⁾	-	-	-	75	
t _{INFP(NRST)}	NRST Input not filtered pulse duration ⁽³⁾	-	500	-	-	ns
t _{OP(NRST)}	NRST output pulse ⁽³⁾	-	20	-	-	μs

Table	51.	NRST	pin	characteristics
10010	••••		P	01101000100100

1. Guaranteed by characterization results.

2. The R_{PU} pull-up equivalent resistor is based on a resistive transistor.

3. Guaranteed by design.







Figure 37. SPI timing diagram - slave mode and CPHA = 1

1. Measurement points are at CMOS levels: 0.3 V_{DD} and 0.7 $V_{\text{DD}}.$



Figure 38. SPI timing diagram - master mode⁽¹⁾

1. Measurement points are at CMOS levels: 0.3 V_{DD} and 0.7 $V_{\text{DD}}.$



9.3.9 I²C interface characteristics

Symphol	Deremeter	Standard	mode I ² C	Fast mod	Unit	
Symbol	Parameter	Min ⁽²⁾	Max ⁽²⁾	Min ⁽²⁾	Max ⁽²⁾	Unit
t _{w(SCLL)}	SCL clock low time	4.7	-	1.3	-	116
t _{w(SCLH)}	SCL clock high time	4.0	-	0.6	-	μο
t _{su(SDA)}	SDA setup time	250	-	100	-	
t _{h(SDA)}	SDA data hold time	0 ⁽³⁾	3450	0 ⁽⁴⁾	900 ⁽³⁾	
t _{r(SDA)} t _{r(SCL)}	SDA and SCL rise time	-	1000	-	300	ns
t _{f(SDA)} t _{f(SCL)}	SDA and SCL fall time -		300	-	300	
t _{h(STA)}	START condition hold time	4.0	-	0.6	-	
t _{su(STA)}	Repeated START condition setup time	4.7	-	0.6	-	
t _{su(STO)}	STOP condition setup time	4.0	-	0.6	-	μs
t _{w(STO:STA)}	STOP to START condition time (bus free)	4.7	-	1.3	-	
t _{SP}	Pulse width of spikes suppressed by the input filter	0	50 ⁽⁵⁾	0	50	ns
Cb	Capacitive load for each bus line	-	400	-	400	pF

Table 53. I²C characteristics

1. f_{MASTER} , must be at least 8 MHz to achieve max fast I²C speed (400 kHz)

2. Data based on standard I²C protocol requirement, not tested in production

3. The maximum hold time of the start condition has only to be met if the interface does not stretch the low time

4. The device must internally provide a hold time of at least 300 ns for the SDA signal in order to bridge the undefined region of the falling edge of SCL

5. The minimum width of the spikes filtered by the analog filter is above $t_{SP(max)}$



10.2 TSSOP20 package information





1. Drawing is not to scale.

Table 62. TSSOP20 – 20-lead thin shrink small outline, 6.5 x 4.4 mm, 0.65 mm pitch,
package mechanical data

Sympol	millimeters			inches ⁽¹⁾			
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.	
А	-	-	1.200	-	-	0.0472	
A1	0.050	-	0.150	0.0020	-	0.0059	
A2	0.800	1.000	1.050	0.0315	0.0394	0.0413	
b	0.190	-	0.300	0.0075	-	0.0118	
С	0.090	-	0.200	0.0035	-	0.0079	
D ⁽²⁾	6.400	6.500	6.600	0.2520	0.2559	0.2598	
E	6.200	6.400	6.600	0.2441	0.2520	0.2598	
E1 ⁽³⁾	4.300	4.400	4.500	0.1693	0.1732	0.1772	
е	-	0.650	-	-	0.0256	-	
L	0.450	0.600	0.750	0.0177	0.0236	0.0295	
L1	-	1.000	-	_	0.0394	_	

DocID025118 Rev 6



Assuming the following application conditions:

Maximum ambient temperature T_{Amax} = 75 °C (measured according to JESD51-2), I_{DDmax} = 8 mA, V_{DD} = 5 V Maximum 20 I/Os used at the same time in output at low level with:

Maximum 20 I/Os used at the same time in output at low level with:

 I_{OL} = 8 mA, V_{OL} = 0.4 V

P_{INTmax} = 8 mA x 5 V= 400 mW

 $P_{IOmax} = 20 \times 8 \text{ mA} \times 0.4 \text{ V} = 64 \text{ mW}$

This gives: P_{INTmax} = 400 mW and P_{IOmax} 64 mW:

P_{Dmax} = 400 mW + 64 mW

Thus: P_{Dmax} = 464 mW.

Using the values obtained in Table 64: Thermal characteristics on page 101 T_{Jmax} is calculated as follows:

For LQFP32 60 °C/W

T_{Jmax} = 75 °C + (60 °C/W x464 mW) = 75 °C + 27.8 °C = 102.8 °C

This is within the range of the suffix C version parts (-40 < T_J < 125 °C).

Parts must be ordered at least with the temperature range suffix C.



Date	Revision	Changes
10-Jul-2014	4	Extended the applicability to STM8AF6213 devices. Updated the program memory feature, the power management, and the clock management features on the cover page. Added the table in Section: Memory map. Updated the Figure: f _{CPUmax} versus V _{DD} in Section: Operating conditions.
26-Jun-2015	5	 Added: the footnote about the inrush current below <i>Table 27:</i> Operating conditions at power-up/power-down, Figure 44: LQFP32 marking example (package top view), Figure 47: TSSOP20 marking example (package top view). Updated LIN standard version, the register label for LINUART block in <i>Table 11:</i> General hardware register map, the power dissipation in <i>Table 26:</i> General operating conditions, <i>Table 41:</i> HSI oscillator characteristics for HSI oscillator accuracy, the standard for EMI in <i>Electromagnetic interference</i> (<i>EMI</i>), <i>Figure 48:</i> STM8AF6213/23/23A/26 ordering information scheme^{(1) (2)} to add HSI accuracy. Moved Section 10.4: Thermal characteristics to Section 10: Package information.
28-Mar-2017	6	 Updated Table 6: STM8AF6213/STM8AF6223 TSSOP20 pin description Added VFQFPN32 (5x5 mm) package information updating: Section : Features on the cover page: added VFQFPN32 (5x5 mm) figure Added Section 10.3: VFQFPN32 package information: Updated Table 26: General operating conditions Updated Table 64: Thermal characteristics Updated Section 5.2: LQFP32/VFQPN32 pinout and pin description Updated Section 11: Ordering information Additional updates (not related to VFQFPN32): Table footnotes on Section 9: Electrical characteristics Updated Section : Device marking on page 93, Section : Device marking on page 96 and Section : Device marking on page 100 Section 9.2: Absolute maximum ratings

Table 66. Document revision history	(continued)
-------------------------------------	-------------

