



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	STM8A
Core Size	8-Bit
Speed	16MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	28
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	640 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 7x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm8af6226itcx

STM8AF6213/23/23A/26 List of tables

List of tables

Table 1.	STM8AF6213/23/23A/26 features	10
Table 2.	Peripheral clock gating bit assignments in CLK_PCKENR1/2 registers	15
Table 3.	TIM timer features	
Table 4.	Communication peripheral naming correspondence	
Table 5.	Legend/abbreviations for pinout tables	
Table 6.	STM8AF6213/STM8AF6223 TSSOP20 pin description	
Table 7.	STM8AF6223A TSSOP20 pin description	
Table 8.	STM8AF6226 LQFP32/VFQPN32 pin description	
Table 9.	Memory model for the devices covered in this datasheet	
Table 10.	I/O port hardware register map	
Table 11.	General hardware register map	
Table 12.	CPU/SWIM/debug module/interrupt controller registers	
Table 13.	Interrupt mapping	
Table 14.	Option bytes	
Table 15.	Option byte description	
Table 16.	STM8AF6226 alternate function remapping bits [7:2] for 32-pin packages	
Table 17.	STM8AF6213 and STM8AF6223 alternate function remapping bits [7:2]	
	for 20-pin packages	49
Table 18.	STM8AF6223A alternate function remapping bits [7:2] for 20-pin packages	
Table 19.	STM8AF6226 alternate function remapping bits [1:0] for 32-pin packages	
Table 20.	STM8AF6213/STM8AF6223 alternate function remapping bits [1:0]	
	for 20-pin packages	50
Table 21.	STM8AF6223A alternate function remapping bits [1:0] for 20-pin packages	
Table 22.	Voltage characteristics	
Table 23.	Current characteristics	
Table 24.	Thermal characteristics	
Table 25.	Operating lifetime (OLF)	
Table 26.	General operating conditions	
Table 27.	Operating conditions at power-up/power-down	
Table 28.	Total current consumption with code execution in run mode at V _{DD} = 5 V	
Table 29.	Total current consumption with code execution in run mode at $V_{DD} = 3.3 \text{ V} \dots$	
Table 30.	Total current consumption in wait mode at $V_{DD} = 5 \text{ V} \dots \dots$	
Table 31.	Total current consumption in wait mode at $V_{DD} = 3 \text{ V} \dots \dots \dots$	
Table 32.	Total current consumption in active halt mode at $V_{DD} = 5.0 \text{ V} \cdot $	
Table 33.	Total current consumption in active halt mode at $V_{DD} = 3.3 \text{ V} \cdot \cdot \cdot \cdot \cdot \cdot \cdot$	
Table 34.	Total current consumption in halt mode at $V_{DD} = 5.5 \text{ V}$	
Table 35.	Total current consumption in halt mode at $V_{DD} = 3.3 \text{ V}$	
Table 36.	Wakeup times	
Table 37.	Total current consumption and timing in forced reset state	
Table 37.	Peripheral current consumption	
Table 30.	HSE user external clock characteristics	
Table 39.	HSE oscillator characteristics	
Table 40.	HSI oscillator characteristics	
Table 41.	LSI oscillator characteristics	
Table 42.	RAM and hardware registers	
Table 43. Table 44.	Flash program memory/data EEPROM memory	
Table 44.	Flash program memory	
Table 45. Table 46.	Data memory	
1 abic 40.	Data Highlory	/ U



2 Description

The STM8AF6213, STM8AF6223, STM8AF6223A and STM8AF6226 automotive 8-bit microcontrollers offer 4 to 8 Kbytes of Flash program memory, plus integrated true data EEPROM. The STM8S series and STM8AF series 8-bit microcontrollers reference manual (RM0016) refers to devices in this family as low-density. They provide the following benefits: performance, robustness and reduced system cost.

Device performance and robustness are ensured by advanced core and peripherals made in a state-of-the-art technology, a 16 MHz clock frequency, robust I/Os, independent watchdogs with separate clock source, and a clock security system.

The system cost is reduced thanks to an integrated true data EEPROM for up to 300 kwrite/erase cycles and a high system integration level with internal clock oscillators, watchdog, and brown-out reset.

Full documentation is offered as well as a wide choice of development tools.

Table 1. STM8AF6213/23/23A/26 features

Device	STM8AF6226	STM8AF6223	STM8AF6223A	STM8AF6213
Pin count	32		20	
Max. number of GPIOs	28 including 21 high-sink I/Os	16 inc	cluding 12 high-sin	k I/Os
Ext. interrupt pins	28		16	
Timer CAPCOM channels	6	7	6	7
Timer complementary outputs	3	1	2	1
A/D converter channels	7	5	7	5
Low-density Flash program memory (byte)	8 K 4 K		4 K	
Data EEPROM (byte)	640 ⁽¹⁾			
RAM (byte)	1 K			
Peripheral set	Multipurpose timer (TIM1), SPI, I2C, LINUART, window WDG, independent WDG, ADC, PWM timer (TIM5), 8-bit timer (TIM6)			

^{1.} No read-while-write (RWW) capability

47/

STM8AF6213/23/23A/26 Product overview

Independent watchdog timer

The independent watchdog peripheral can be used to resolve processor malfunctions due to hardware or software failures.

It is clocked by the 128 kHz LSI internal RC clock source, and thus stays active even in case of a CPU clock failure.

The IWDG time base spans from 60 µs to 1 s

4.8 Auto wakeup counter

- Used for auto wakeup from active halt mode
- Clock source: Internal 128 kHz internal low frequency RC oscillator or external clock
- LSI clock can be internally connected to TIM1 input capture channel 1 for calibration

4.9 Beeper

The beeper function outputs a signal on the BEEP pin for sound generation. The signal is in the range of 1, 2 or 4 kHz.

The beeper output port is only available through the alternate function remap option bit AFR7.

4.10 TIM1 - 16-bit advanced control timer

This is a high-end timer designed for a wide range of control applications. With its complementary outputs, dead-time control and center-aligned PWM capability, the field of applications is extended to motor control, lighting and half-bridge driver.

- 16-bit up, down and up/down auto-reload counter with 16-bit fractional prescaler.
- Four independent capture/compare channels (CAPCOM) configurable as input capture, output compare, PWM generation (edge and center aligned mode) and single pulse mode output.
- Synchronization module to control the timer with external signals or to synchronise with TIM5 or TIM6
- Break input to force the timer outputs into a defined state
- Three complementary outputs with adjustable dead time
- Encoder mode
- Interrupt sources: 3 x input capture/output compare, 1 x overflow/update, 1 x break

4.11 TIM5 - 16-bit general purpose timer

- 16-bit autoreload (AR) up-counter
- 15-bit prescaler adjustable to fixed power of 2 ratios 1...32768
- 3 individually configurable capture/compare channels
- PWM mode
- Interrupt sources: 3 x input capture/output compare, 1 x overflow/update
- Synchronization module to control the timer with external signals or to synchronize with TIM1 or TIM6

4.12 TIM6 - 8-bit basic timer

- 8-bit autoreload, adjustable prescaler ratio to any power of 2 from 1 to 128
- Clock source: CPU clock
- Interrupt source: 1 x overflow/update
- Synchronization module to control the timer with external signals or to synchronize with TIM1 or TIM5.

Table 3. TIM timer features

Timer	Counter size (bits)	Prescaler	Counting mode	CAPCOM channels	Complemen tary outputs	Ext. trigger	Timer synchroniz ation/ chaining
TIM1	16	Any integer from 1 to 65536	Up/down	4	3	Yes	
TIM5	16	Any power of 2 from 1 to 32768	Up	3	0	No	Yes
TIM6	8	Any power of 2 from 1 to 128	Up	0	0	No	

STM8AF6213/23/23A/26 Product overview

4.13 Analog-to-digital converter (ADC1)

The STM8AF6213, STM8AF6223, STM8AF6223A and STM8AF6226 products contain a 10-bit successive approximation A/D converter (ADC1) with up to 7 external and 1 internal multiplexed input channels and the following main features:

- Input voltage range: 0 to V_{DD}
 Input voltage range: 0 to V_{DDA}
 Conversion time: 14 clock cycles
- Single and continuous and buffered continuous conversion modes
- Buffer size (n x 10 bits) where n = number of input channels
- Scan mode for single and continuous conversion of a sequence of channels
- Analog watchdog capability with programmable upper and lower thresholds
- Internal reference voltage on channel AIN7
- Analog watchdog interrupt
- External trigger input
- Trigger from TIM1 TRGO
- End of conversion (EOC) interrupt

Note:

Additional AIN12 analog input is not selectable in ADC scan mode or with analog watchdog. Values converted from AIN12 are stored only into the ADC_DRH/ADC_DRL registers.

Internal bandgap reference voltage

Channel AIN7 is internally connected to the internal bandgap reference voltage. The internal bandgap reference is constant and can be used, for example, to monitor V_{DD} . It is independent of variations in V_{DD} and ambient temperature T_A .

4.14 Communication interfaces

The following communication interfaces are implemented:

- LINUART: Full feature UART, synchronous mode, SPI master mode, Smartcard mode, IrDA mode, single wire mode, LIN2.2 capability
- SPI: full and half-duplex, 8 Mbit/s
- I²C: up to 400 Kbit/s

Some peripheral names differ between the datasheet and STM8S series and STM8AF series 8-bit microcontrollers reference manual, RM0016 (see *Table 4*).

Table 4. Communication peripheral naming correspondence

Peripheral name in datasheet	Peripheral name in reference manual (RM0016)
LINUART	UART4

6.2.2 CPU/SWIM/debug module/interrupt controller registers

Table 12. CPU/SWIM/debug module/interrupt controller registers

Address	Block	Register label	Register name	Reset status	
0x00 7F00		Α	Accumulator	0x00	
0x00 7F01		PCE	Program counter extended	0x00	
0x00 7F02		PCH	Program counter high	0x00	
0x00 7F03		PCL	Program counter low	0x00	
0x00 7F04		XH	X index register high	0x00	
0x00 7F05	CPU ⁽¹⁾	XL	X index register low	0x00	
0x00 7F06		YH	Y index register high	0x00	
0x00 7F07		YL	Y index register low	0x00	
0x00 7F08		SPH	Stack pointer high	0x03	
0x00 7F09		SPL	SPL Stack pointer low		
0x00 7F0A		CCR	Condition code register	0x28	
0x00 7F0B to 0x00 7F5F		Reserved area (85 byte)			
0x00 7F60	CPU	CFG_GCR	Global configuration register	0x00	
0x00 7F70		ITC_SPR1	Interrupt software priority register 1	0xFF	
0x00 7F71		ITC_SPR2	Interrupt software priority register 2	0xFF	
0x00 7F72		ITC_SPR3	Interrupt software priority register 3	0xFF	
0x00 7F73	ITO	ITC_SPR4	Interrupt software priority register 4	0xFF	
0x00 7F74	ITC	ITC_SPR5	Interrupt software priority register 5	0xFF	
0x00 7F75		ITC_SPR6	Interrupt software priority register 6	0xFF	
0x00 7F76		ITC_SPR7	Interrupt software priority register 7	0xFF	
0x00 7F77		ITC_SPR8	Interrupt software priority register 8	0xFF	
0x00 7F78 to 0x00 7F79	Reserved area (2 byte)				
0x00 7F80	SWIM	SWIM_CSR	SWIM control status register	0x00	
0x00 7F81 to 0x00 7F8F	Reserved area (15 nv/fe)				

Option bytes STM8AF6213/23/23A/26

Table 19. STM8AF6226 alternate function remapping bits [1:0] for 32-pin packages

AFR1 option bit value	AFR0 option bit value	I/O port	Alternate function mapping	
0	0	AFR1 and AFR0 remapping options inactive: Default alternate functions ⁽¹⁾		
		PC5	TIM5_CH1	
0	1	PC6	TIM1_CH1	
		PC7	TIM1_CH2	
1	0	PA3	SPI_NSS	
ı	U	PD2	TIM5_CH3	
	1 ⁽²⁾		PD2	TIM5_CH3
		PC5	TIM5_CH1	
		PC6	TIM1_CH1	
		PC7	TIM1_CH2	
1 ⁽²⁾		PC2	TIM1_CH3N	
		PC1	TIM1_CH2N	
		PE5	TIM1_CH1N	
		PA3	LINUART_TX	
		PF4	LINUART_RX	

^{1.} Refer to the pin descriptions.

Table 20. STM8AF6213/STM8AF6223 alternate function remapping bits [1:0] for 20-pin packages

AFR1 option bit value	AFR0 option bit value	I/O port	Alternate function mapping
0	0	AFR1 and AFR0 remapping options inactive: Default alternate functions ⁽¹⁾	
		PC5	TIM5_CH1
0	1	PC6	TIM1_CH1
		PC7	TIM1_CH2
1	0	PA3	SPI_NSS
ı	0	PD2	TIM5_CH3




^{2.} If both AFR1 and AFR0 option bits are set, the SPI hardware NSS management feature is no more available. If this remapping option is selected and the SPI is enabled, the SSM bit must be configured in the SPI_CR2 register to select software NSS management.

9.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 8*.

Figure 8. Pin input voltage



9.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 22: Voltage characteristics*, *Table 23: Current characteristics* and *Table 24: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect the device's reliability.

Device mission profile (application conditions) is compliant with JEDEC JESD47 Qualification Standard, extended mission profiles are available on demand.

Symbol	Ratings	Min	Max	Unit
V _{DDx} - V _{SS}	Supply voltage (including V _{DDA and} V _{DDIO}) ⁽¹⁾	-0.3	6.5	V
V	Input voltage on true open drain pins (2)	V _{SS} - 0.3	6.5	V
V _{IN}	Input voltage on any other pin ⁽²⁾	V _{SS} - 0.3	V _{DD} + 0.3	V
V _{DDx} - V _{DD}	Variations between different power pins	-	50	mV
V _{SSx} - V _{SS}	Variations between all the different ground pins	-	50	111 V
V _{ESD}	Electrostatic discharge voltage	see Absolute maximum rating (electrical sensitivity) on page 89		_

Table 22. Voltage characteristics

^{1.} All power (V_{DD}) and ground (V_{SS}) pins must always be connected to the external power supply

I_{INJ(PIN)} must never be exceeded. This is implicitly insured if V_{IN} maximum is respected. If V_{IN} maximum cannot be respected, the injection current must be limited externally to the I_{INJ(PIN)} value. A positive injection is induced by V_{IN} > V_{DD} while a negative injection is induced by V_{IN} < V_{SS}. For true open-drain pads, there is no positive injection current, and the corresponding V_{IN} maximum must always be respected

Table 20. Gallett characteriotics			
Symbol	Ratings	Max. ⁽¹⁾	Unit
I_{VDD}	Total current into V _{DD} power lines (source) ⁽²⁾	100	
I _{VSS}	Total current out of V _{SS} ground lines (sink) ⁽²⁾	80	
1	Output current sunk by any I/O and control pin	20	
IIO	Output current source by any I/Os and control pin	-20	
I _{INJ(PIN)} (3) (4)	Injected current on RST pin	±4	mA
	Injected current on OSCIN pin	±4	
	Injected current on any other pin ⁽⁵⁾	±4	
$\Sigma I_{\text{INJ(TOT)}}^{(3)}$	Total injected current (sum of all I/O and control pins) ⁽⁵⁾	±20	1

Table 23. Current characteristics


- 1. Guaranteed by characterization results.
- 2. All power $(V_{DD}, V_{DDIO}, V_{DDA})$ and ground $(V_{SS}, V_{SSIO}, V_{SSA})$ pins must always be connected to the external supply.
- 3. I_{INJ(PIN)} must never be exceeded. This is implicitly insured if V_{IN} maximum is respected. If V_{IN} maximum cannot be respected, the injection current must be limited externally to the I_{INJ(PIN)} value. A positive injection is induced by V_{IN}>V_{DD} while a negative injection is induced by V_{IN}<V_{SS}. For true open-drain pads, there is no positive injection current, and the corresponding VIN maximum must always be respected.
- 4. ADC accuracy vs. negative injection current: Injecting negative current on any of the analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current. Any positive injection current within the limits specified for I_{INJ(PIN)} and ∑IINJ(PIN) in the I/O port pin characteristics section does not affect the ADC accuracy
- 5. When several inputs are submitted to a current injection, the maximum ∑IINJ(PIN) is the absolute sum of the positive and negative injected currents (instantaneous values). These results are based on characterization with ∑IINJ(PIN) maximum current injection on four I/O port pins of the device.

Table 24. Thermal characteristics

Symbol	Ratings	Value	Unit
T _{STG}	Storage temperature range -65 to 150		°C
T _J	Maximum junction temperature	150	C

Table 25. Operating lifetime (OLF)


Symbol	Ratings	Value	Unit
OLF	Conforming to AEC-Q100	-40 to 150	°C



9.3.1 VCAP external capacitor

Stabilization for the main regulator is achieved connecting an external capacitor C_{EXT} to the V_{CAP} pin. C_{EXT} is specified in *Table 26*. Care should be taken to limit the series inductance to less than 15 nH.

Figure 10. External capacitor C_{EXT}



1. Legend: ESR is the equivalent series resistance and ESL is the equivalent inductance.

9.3.2 Supply current characteristics

The current consumption is measured as described in Section 4.3: Interrupt controller.

Total current consumption in run mode

The MCU is placed under the following conditions:

- All I/O pins in input mode with a static value at V_{DD} or V_{SS} (no load)
- All peripherals are disabled (clock stopped by peripheral clock gating registers) except if explicitly mentioned.

Subject to general operating conditions for V_{DD} and T_A.

Unless otherwise specified, data are based on characterization results, and not tested in production.

Table 28. Total current consumption with code execution in run mode at V_{DD} = 5 V

Symbol	Parameter	Conditions			Max	Unit
			HSE crystal osc. (16 MHz)	2.3	-	
		f _{CPU} = f _{MASTER} = 16 MHz	HSE user ext. clock (16 MHz)	2	2.35	
Supply current		HSI RC osc. (16 MHz)	1.7	2 ⁽¹⁾		
IDD(BIIN)	in run mode.	f _{CPU} = f _{MASTER} /128= 125 kHz	HSE user ext. clock (16 MHz)	0.86	-	mA
DD(IXOIV)			HSI RC osc. (16 MHz)	0.7	0.87	
		f _{CPU} = f _{MASTER} /128= 15.625 kHz	HSI RC osc. (16 MHz/8)	0.46	0.58	
		f _{CPU} = f _{MASTER} = 28 kHz	LSI RC osc. (128 kHz)	0.41	0.55	

Total current consumption and timing in forced reset state

Table 37. Total current consumption and timing in forced reset state

Symbol	Parameter Conditions		Тур	Max ⁽¹⁾	Unit
L Supply surrent in reset et		V _{DD} = 5 V	400	-	^
IDD(R)	Supply current in reset state ⁽²⁾	V _{DD} = 3.3 V	300	-	μA
t _{RESETBL}	Reset pin release to vector fetch	-	-	150	μs

^{1.} Guaranteed by design.

Current consumption for on-chip peripherals

Subject to general operating conditions for V_{DD} and T_{A} . HSI internal RC/f_{CPU} = f_{MASTER} = 16 MHz, V_{DD} = 5 V

Table 38. Peripheral current consumption

Symbol	Parameter	Тур	Unit
I _{DD(TIM1)}	TIM1 supply current ⁽¹⁾		
I _{DD(TIM5)}	TIM5 supply current ⁽¹⁾	130	
I _{DD(TIM6)}	TIM6 supply current ⁽¹⁾ 50		
I _{DD(UART1)}	LINUART supply current ⁽²⁾		μΑ
I _{DD(SPI)}	SPI supply current ⁽²⁾ 45		
I _{DD(I2C)}	I2C supply current ⁽²⁾ 65		
I _{DD(ADC1)}	ADC1 supply current ⁽³⁾	1000	

Data based on a differential I_{DD} measurement between reset configuration and timer counter running at 16 MHz. No IC/OC programmed (no I/O pads toggling). Not tested in production.

^{2.} Characterized with all I/Os tied to V_{SS}.

Data based on a differential I_{DD} measurement between the on-chip peripheral when kept under reset and not clocked and the on-chip peripheral when clocked and not kept under reset. No I/O pads toggling. Not tested in production.

Data based on a differential I_{DD} measurement between reset configuration and continuous A/D conversions. Not tested in production.

9.3.3 External clock sources and timing characteristics

HSE user external clock


Subject to general operating conditions for V_{DD} and $T_{A}. \\$

Table 39. HSE user external clock characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSE_ext}	User external clock source frequency	-	0	-	16	MHz
V _{HSEH} ⁽¹⁾	OSCIN input pin high level voltage	-	0.7 x V _{DD}	-	V _{DD} + 0.3 V	V
V _{HSEL} ⁽¹⁾	OSCIN input pin low level voltage	-	V _{SS}	-	0.3 x V _{DD}	V
I _{LEAK_HSE}	OSCIN input leakage current	V _{SS} < V _{IN} < V _{DD}	-1	-	+1	μΑ

^{1.} Guaranteed by characterization results.

Figure 17. HSE external clock source



Low speed internal RC oscillator (LSI)

Subject to general operating conditions for V_{DD} and T_{A} .

Table 42. LSI oscillator characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LSI}	Frequency	-	110 ⁽¹⁾	128	150 ⁽¹⁾	kHz
t _{su(LSI)}	LSI oscillator wakeup time	-		-	7	μs
I _{DD(LSI)}	LSI oscillator power consumption	-	-	5	-	μΑ

^{1.} Tested in production.

9.3.5 Memory characteristics

RAM and hardware registers

Table 43. RAM and hardware registers

Symbol	Parameter	Conditions	Min	Unit
V_{RM}	Data retention mode ⁽¹⁾	Halt mode (or reset)	V _{IT-max} ⁽²⁾	V

Minimum supply voltage without losing the data stored in RAM (in halt mode or under reset) or in hardware registers (only in halt mode). Guaranteed by design.

Flash program memory/data EEPROM memory

General conditions: $T_A = -40$ to 150 °C.

Table 44. Flash program memory/data EEPROM memory

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V	Operating voltage (all modes, execution/write/erase)	f _{CPU} is 0 to 16 MHz	3.0	-	5.5	V
Operating voltage (code execution)		with 0 ws	2.6	1	5.5	V
t _{prog}	Standard programming time (including erase) for byte/word/block (1 byte/4 byte/64 byte)	-	1	6.0	6.6	
prog	Fast programming time for 1 block (64 byte)	-	-	3.0	3.3	ms
t _{ERASE}	Erase time for 1 block (64 byte)	-	-	3.0	3.3	

^{2.} Refer to the operating conditions for the value of $V_{\text{IT-max}}$

Conditions⁽¹⁾ **Symbol Parameter** Min Max Unit Slave mode $t_{h(SO)}^{(2)}$ 27 (after enable edge) Data output hold time ns Master mode $t_{h(MO)}^{(2)}$ 11 (after enable edge)

Table 52. SPI characteristics (continued)

- 1. Parameters are given by selecting 10 MHz I/O output frequency.
- 2. Values based on design simulation and/or characterization results, and not tested in production.
- 3. Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.
- 4. Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z.




Figure 36. SPI timing diagram - slave mode and CPHA = 0

1. Measurement points are made at CMOS levels: 0.3 $\rm V_{DD}$ and 0.7 $\rm V_{DD}$






Figure 39. Typical application with I2C bus and timing diagram

1. Measurement points are made at CMOS levels: 0.3 x $\rm V_{DD}$ and 0.7 x $\rm V_{DD}$.

Electromagnetic interference (EMI)

Based on a simple application running on the product (toggling 2 LEDs through the I/O ports), the product is monitored in terms of emission. This emission test is in line with the norm IEC 61967-2 which specifies the board and the loading of each pin.

Conditions $\rm Max \ f_{HSE}/f_{CPU}^{(1)}$ **Symbol** Unit **Parameter Monitored General conditions** frequency band 16 MHz/ 16 MHz/ 8 MHz 16 MHz 0.1 MHz to 30 MHz 5 $V_{DD} = 5 V$ $T_A = 25 \, ^{\circ}C$, Peak level 30 MHz to 130 MHz 4 dBµV $\mathsf{S}_{\mathsf{EMI}}$ LQFP32 package 130 MHz to 1 GHz 5 5 conforming to IEC 61967-2 EMI level 2.5 level

Table 58. EMI data

Absolute maximum ratings (electrical sensitivity)

Based on three different tests (ESD, DLU and LU) using specific measurement methods, the product is stressed to determine its performance in terms of electrical sensitivity. For more details, refer to the application note AN1181.

Electrostatic discharge (ESD)

Electrostatic discharges (one positive then one negative pulses separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts*(n+1) supply pin). One model can be simulated: Human body model. This test conforms to the JESD22-A114A/A115A standard. For more details, refer to the application note AN1181.

Symbol	Ratings	Conditions	Class	Maximum value ⁽¹⁾	Unit
V _{ESD(HBM)}	Electrostatic discharge voltage (Human body model)	T _A = 25°C, conforming to JESD22-A114	ЗА	4000	
V _{ESD(CDM)}	Electrostatic discharge voltage (Charge device model)	T _A = 25°C, conforming to JESD22-C101	3	500	٧
V _{ESD(MM)}	Electrostatic discharge voltage (Machine model)	T _A = 25°C, conforming to JESD22-A115	В	200	

^{1.} Guaranteed by characterization results.




^{1.} Guaranteed by characterization results.

Table 62. TSSOP20 – 20-lead thin shrink small outline, 6.5 x 4.4 mm, 0.65 mm pitch, package mechanical data (continued)

Symbol		millimeters			inches ⁽¹⁾	
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
k	0°	-	8°	0°	-	8°
aaa	-	-	0.100	-	-	0.0039

- 1. Values in inches are converted from mm and rounded to four decimal digits.
- 2. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15mm per side.
- 3. Dimension "E1" does not include interlead flash or protrusions. Interlead flash or protrusions shall not exceed 0.25mm per side.

Figure 46. TSSOP20 – 20-lead thin shrink small outline, 6.5 x 4.4 mm, 0.65 mm pitch, package footprint



1. Dimensions are expressed in millimeters.


Table 63. VFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch very thin profile fine pitch quad flat package mechanical data

Symbol	millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
Α	0.800	0.900	1.000	0.0315	0.0354	0.0394
A1	0.000	0.020	0.050	0.0000	0.0008	0.0020
A3	-	0.200	-	-	0.0079	-
b	0.180	0.250	0.300	0.0071	0.0098	0.0118
D	4.850	5.000	5.150	0.1909	0.1969	0.2028
D2	3.500	3.600	3.700	0.1378	0.1417	0.1457
Е	4.850	5.000	5.150	0.1909	0.1969	0.2028
E2	3.500	3.600	3.700	0.1378	0.1417	0.1457
е	-	0.500	-	-	0.0197	-
L	0.300	0.400	0.500	0.0118	0.0157	0.0197
ddd	-	-	0.050	-	-	0.0020

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

11 Ordering information

Table 65. STM8AF6213/23/23A/26 ordering information scheme⁽¹⁾



U = Tube X = Tape and reel compliant with

TIA 404 C

EIA 481-C

For a list of available options (e.g. memory size, package) and orderable part numbers or for further information on any aspect of this device, please go to www.st.com or contact the nearest ST Sales Office.

Revision history STM8AF6213/23/23A/26

Table 66. Document revision history (continued)

Date	Revision	Changes
10-Jul-2014	4	Extended the applicability to STM8AF6213 devices. Updated the program memory feature, the power management, and the clock management features on the cover page. Added the table in Section: Memory map. Updated the Figure: f _{CPUmax} versus V _{DD} in Section: Operating conditions. Updated Section: Ordering information.
26-Jun-2015	5	Added: - the footnote about the inrush current below Table 27: Operating conditions at power-up/power-down, - Figure 44: LQFP32 marking example (package top view), - Figure 47: TSSOP20 marking example (package top view). Updated - LIN standard version, - the register label for LINUART block in Table 11: General hardware register map, - the power dissipation in Table 26: General operating conditions, - Table 41: HSI oscillator characteristics for HSI oscillator accuracy, - the standard for EMI in Electromagnetic interference (EMI), - Figure 48: STM8AF6213/23/23A/26 ordering information scheme(1) (2) to add HSI accuracy. Moved Section 10.4: Thermal characteristics to Section 10: Package information.
28-Mar-2017	6	Updated Table 6: STM8AF6213/STM8AF6223 TSSOP20 pin description Added VFQFPN32 (5x5 mm) package information updating: - Section: Features on the cover page: added VFQFPN32 (5x5 mm) figure - Added Section 10.3: VFQFPN32 package information: - Updated Table 26: General operating conditions - Updated Table 64: Thermal characteristics - Updated Section 5.2: LQFP32/VFQPN32 pinout and pin description - Updated Section 11: Ordering information Additional updates (not related to VFQFPN32): - Table footnotes on Section 9: Electrical characteristics - Updated Section: Device marking on page 93, Section: Device marking on page 96 and Section: Device marking on page 100 - Section 9.2: Absolute maximum ratings