

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | STM8A |
| Core Size | 8-Bit |
| Speed | 16MHz |
| Connectivity | I ² C, LINbus, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 28 |
| Program Memory Size | 8KB (8K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 640 x 8 |
| RAM Size | 1K x 8 |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 5.5V |
| Data Converters | A/D 7x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 32-LQFP |
| Supplier Device Package | 32-LQFP (7x7) |
| Purchase URL | https://www.e-xfl.com/product-detail/stmicroelectronics/stm8af6226itcy |

| | | |
|----------|--|-----------|
| 5 | Pinout and pin description | 22 |
| 5.1 | TSSOP20 pinouts and pin descriptions | 22 |
| 5.2 | LQFP32/VFQPN32 pinout and pin description | 28 |
| 5.3 | Alternate function remapping | 32 |
| 6 | Memory and register map | 33 |
| 6.1 | Memory map | 33 |
| 6.2 | Register map | 34 |
| 6.2.1 | I/O port hardware register map | 34 |
| 6.2.2 | CPU/SWIM/debug module/interrupt controller registers | 42 |
| 7 | Interrupt vector mapping | 44 |
| 8 | Option bytes | 46 |
| 8.1 | Option byte description | 47 |
| 8.2 | STM8AF6213/23/23A/26 alternate function remapping bits | 48 |
| 9 | Electrical characteristics | 52 |
| 9.1 | Parameter conditions | 52 |
| 9.1.1 | Minimum and maximum values | 52 |
| 9.1.2 | Typical values | 52 |
| 9.1.3 | Typical curves | 52 |
| 9.1.4 | Loading capacitor | 52 |
| 9.1.5 | Pin input voltage | 53 |
| 9.2 | Absolute maximum ratings | 53 |
| 9.3 | Operating conditions | 55 |
| 9.3.1 | VCAP external capacitor | 57 |
| 9.3.2 | Supply current characteristics | 57 |
| 9.3.3 | External clock sources and timing characteristics | 66 |
| 9.3.4 | Internal clock sources and timing characteristics | 68 |
| 9.3.5 | Memory characteristics | 69 |
| 9.3.6 | I/O port pin characteristics | 71 |
| 9.3.7 | Reset pin characteristics | 78 |
| 9.3.8 | SPI serial peripheral interface | 80 |
| 9.3.9 | I ² C interface characteristics | 83 |
| 9.3.10 | 10-bit ADC characteristics | 85 |

4.14.1 LINUART

Main features

- 1 Mbit/s full duplex SCI
- SPI emulation
- High precision baud rate generator
- Smartcard emulation
- IrDA SIR encoder decoder
- LIN mode
- Single wire half duplex mode

LIN mode

Master mode:

- LIN break and delimiter generation
- LIN break and delimiter detection with separate flag and interrupt source for read back checking.

Slave mode:

- Autonomous header handling – one single interrupt per valid header
- Mute mode to filter responses
- Identifier parity error checking
- LIN automatic resynchronization, allowing operation with internal RC oscillator (HSI) clock source
- Break detection at any time, even during a byte reception
- Header errors detection:
 - Delimiter too short
 - Synch field error
 - Deviation error (if automatic resynchronization is enabled)
 - Framing error in synch field or identifier field
 - Header time-out

5 Pinout and pin description


The following table presents the meaning of the abbreviations in use in the pin description tables in this section.

Table 5. Legend/abbreviations for pinout tables

| | | |
|--------------------------------|---|--|
| Type | I = input, O = output, S = power supply | |
| Level | Input | CM = CMOS (standard for all I/Os) |
| | Output | HS = High sink |
| Output speed | O1 = Slow (up to 2 MHz) O2 = Fast (up to 10 MHz) O3 = Fast/slow programmability with slow as default state after reset O4 = Fast/slow programmability with fast as default state after reset | |
| Port and control configuration | Input | float = floating, wpu = weak pull-up |
| | Output | T = true open drain, OD = open drain, PP = push pull |
| Reset state | Bold X (pin state after internal reset release). Unless otherwise specified, the pin state is the same during the reset phase and after the internal reset release. | |

5.1 TSSOP20 pinouts and pin descriptions

Figure 3. STM8AF6213/STM8AF6223 TSSOP20 pinout



1. (HS) high sink capability.
2. (T) true open drain (P-buffer and protection diode to V_{DD} not implemented).
3. [] alternate function remapping option (if the same alternate function is shown twice, it indicates an exclusive choice not a duplication of the function).

Table 6. STM8AF6213/STM8AF6223 TSSOP20 pin description (continued)

| TSSOP | Pin name | Type | Input | | | Output | | | | Main function (after reset) | Default alternate function | Alternate function after remap [option bit] |
|-------|-----------------------------------|------|----------|-----|----------------|--------------------------|-------|----|----|-----------------------------|---|--|
| | | | floating | wpu | Ext. interrupt | High sink ⁽¹⁾ | Speed | OD | PP | | | |
| 19 | PD2/AIN3 [TIM5_CH3] | I/O | X | X | X | HS | O3 | X | X | Port D2 | - | Analog input 3 [AFR2] Timer 52 - channel 3 [AFR1] |
| 20 | PD3/AIN4/ TIM5_CH2/ ADC_ETR | I/O | X | X | X | HS | O3 | X | X | Port D3 | Analog input 4 Timer 52 - channel 2/ADC external trigger | - |

1. I/O pins used simultaneously for high current source/sink must be uniformly spaced around the package. In addition, the total driven current must respect the absolute maximum ratings (see [Section 9.2: Absolute maximum ratings](#)).
2. When the MCU is in Halt/Active-halt mode, PA1 is automatically configured in input weak pull-up and cannot be used for waking up the device. In this mode, the output state of PA1 is not driven. It is recommended to use PA1 only in input mode if Halt/Active-halt is used in the application.
3. In the open-drain output column, 'T' defines a true open-drain I/O (P-buffer, weak pull-up, and protection diode to VDD are not implemented)
4. The PD1 pin is in input pull-up during the reset phase and after internal reset release.

Table 7. STM8AF6223A TSSOP20 pin description

| TSSOP | Pin name | Type | Input | | | Output | | | | Main function (after reset) | Default alternate function | Alternate function after remap [option bit] |
|-------|--|------|----------|-----|----------------|--------------------------|-------|----|----|-----------------------------|--------------------------------------|---|
| | | | floating | wpu | Ext. interrupt | High sink ⁽¹⁾ | Speed | OD | PP | | | |
| 1 | PD4/ TIM5_CH1/ BEEP/SPI_NSS [LINUART_CK] | I/O | X | X | X | HS | O3 | X | X | Port D4 | Timer 5 - channel 1/BEEP output | LINUART clock [AFR2] |
| 2 | PD5/ AIN5/ LINUART_TX | I/O | X | X | X | HS | O3 | X | X | Port D5 | Analog input 5/LINUART data transmit | - |

Table 8. STM8AF6226 LQFP32/VFQPN32 pin description (continued)

| LQFP32 VFQPN32 | Pin name | Type | Input | | Output | | | | Main function (after reset) | Default alternate function | Alternate function after remap [option bit] | |
|-------------------|--|------|----------|-----|----------------|--------------------------|-------|----|-----------------------------------|----------------------------------|--|--|
| | | | floating | wpu | Ext. interrupt | High sink ⁽¹⁾ | Speed | OD | | | | |
| 17 | PE5/SPI_NSS [TIM1_CH1N] | I/O | X | X | X | HS | O3 | X | X | Port E5 | SPI master/slave select | Timer 1 - inverted channel 1 [AFR1:0] |
| 18 | PC1/ TIM1_CH1/ LINUART_CK [TIM1_CH2N] | I/O | X | X | X | HS | O3 | X | X | Port C1 | Timer 1 - channel 1 LINUART clock | Timer 1 - inverted channel 2 [AFR1:0] |
| 19 | PC2/ TIM1_CH2 [TIM1_CH3N] | I/O | X | X | X | HS | O3 | X | X | Port C2 | Timer 1 - channel 2 | Timer 1 - inverted channel 3 [AFR1:0] |
| 20 | PC3/ TIM1_CH3/[TLI] [TIM1_CH1N] | I/O | X | X | X | HS | O3 | X | X | Port C3 | Timer 1 - channel 3 | Top level interrupt [AFR3] Timer 1 inverted channel 1 [AFR7] |
| 21 | PC4/ TIM1_CH4/ CLK_CCO/[AIN 2][TIM1_CH2N] | I/O | X | X | X | HS | O3 | X | X | Port C4 | Timer 1 - channel 4 /configurable clock output | Analog input 2 [AFR2] Timer 1 inverted channel 2 [AFR7] |
| 22 | PC5/SPI_SCK [TIM5_CH1] | I/O | X | X | X | HS | O3 | X | X | Port C5 | SPI clock | Timer 5 channel 1 [AFR0] |
| 23 | PC6/ SPI_MOSI [TIM1_CH1] | I/O | X | X | X | HS | O3 | X | X | Port C6 | PI master out/slave in | Timer 1 channel 1 [AFR0] |
| 24 | PC7/ SPI_MISO [TIM1_CH2] | I/O | X | X | X | HS | O3 | X | X | Port C7 | SPI master in/ slave out | Timer 1 channel 2 [AFR0] |
| 25 | PD0/ TIM1_BKIN [CLK_CCO] | I/O | X | X | X | HS | O3 | X | X | Port D0 | Timer 1 - break input | Configurable clock output [AFR5] |
| 26 | PD1/ SWIM ⁽⁴⁾ | I/O | X | X | X | HS | O4 | X | X | Port D1 | SWIM data interface | - |

5.3 Alternate function remapping

As shown in the rightmost column of [Table 6](#), [Table 7](#) and [Table 8](#) some alternate functions can be remapped at different I/O ports by programming one of eight AFR (alternate function remap) option bits. Refer to [Section 8: Option bytes on page 46](#). When the remapping option is active, the default alternate function is no longer available.

To use an alternate function, the corresponding peripheral must be enabled in the peripheral registers.

Alternate function remapping does not effect GPIO capabilities of the I/O ports (see the GPIO section of STM8S series and STM8AF series 8-bit microcontrollers reference manual, RM0016).

Table 11. General hardware register map (continued)

| Address | Block | Register label | Register name | Reset status |
|------------------------|-------------------------|----------------|--|--------------------|
| 0x00 50B3 | RST | RST_SR | Reset status register | 0XX ⁽¹⁾ |
| 0x00 50B4 to 0x00 50BF | Reserved area (12 byte) | | | |
| 0x00 50C0 | CLK | CLK_ICKR | Internal clock control register | 0x01 |
| 0x00 50C1 | | CLK_ECKR | External clock control register | 0x00 |
| 0x00 50C2 | Reserved area (1 byte) | | | |
| 0x00 50C3 | CLK | CLK_CMSR | Clock master status register | 0xE1 |
| 0x00 50C4 | | CLK_SWR | Clock master switch register | 0xE1 |
| 0x00 50C5 | | CLK_SWCR | Clock switch control register | 0XX |
| 0x00 50C6 | | CLK_CKDIVR | Clock divider register | 0x18 |
| 0x00 50C7 | | CLK_PCKENR1 | Peripheral clock gating register 1 | 0xFF |
| 0x00 50C8 | | CLK_CSSR | Clock security system register | 0x00 |
| 0x00 50C9 | | CLK_CCOR | Configurable clock control register | 0x00 |
| 0x00 50CA | | CLK_PCKENR2 | Peripheral clock gating register 2 | 0xFF |
| 0x00 50CB | Reserved area (1 byte) | | | |
| 0x00 50CC | CLK | CLK_HSITRIMR | HSI clock calibration trimming register | 0x00 |
| 0x00 50CD | | CLK_SWIMCCR | SWIM clock control register | 0bXXXX XXX0 |
| 0x00 50CE to 0x00 50D0 | Reserved area (3 byte) | | | |
| 0x00 50D1 | WWDG | WWDG_CR | WWDG control register | 0x7F |
| 0x00 50D2 | | WWDG_WR | WWDR window register | 0x7F |
| 0x00 50D3 to 0x00 50DF | Reserved area (13 byte) | | | |
| 0x00 50E0 | IWDG | IWDG_KR | IWDG key register | 0XX ⁽²⁾ |
| 0x00 50E1 | | IWDG_PR | IWDG prescaler register | 0x00 |
| 0x00 50E2 | | IWDG_RLR | IWDG reload register | 0xFF |
| 0x00 50E3 to 0x00 50EF | Reserved area (13 byte) | | | |
| 0x00 50F0 | AWU | AWU_CSR1 | AWU control/status register 1 | 0x00 |
| 0x00 50F1 | | AWU_APP | AWU asynchronous prescaler buffer register | 0x3F |
| 0x00 50F2 | | AWU_TBR | AWU timebase selection register | 0x00 |
| 0x00 50F3 | BEEP | BEEP_CSR | BEEP control/status register | 0x1F |
| 0x00 50F4 to 0x00 50FF | Reserved area (12 byte) | | | |

Table 11. General hardware register map (continued)

| Address | Block | Register label | Register name | Reset status |
|------------------------|-------------------------|----------------|------------------------------|--------------|
| 0x00 5230 | LINUART | UART4_SR | LINUART status register | 0xC0 |
| 0x00 5231 | | UART4_DR | LINUART data register | 0xFF |
| 0x00 5232 | | UART4_BRR1 | LINUART baud rate register 1 | 0x00 |
| 0x00 5233 | | UART4_BRR2 | LINUART baud rate register 2 | 0x00 |
| 0x00 5234 | | UART4_CR1 | LINUART control register 1 | 0x00 |
| 0x00 5235 | | UART4_CR2 | LINUART control register 2 | 0x00 |
| 0x00 5236 | | UART4_CR3 | LINUART control register 3 | 0x00 |
| 0x00 5237 | | UART4_CR4 | LINUART control register 4 | 0x00 |
| 0x00 5238 | | Reserved | | |
| 0x00 5239 | | UART4_CR6 | LINUART control register 6 | 0x00 |
| 0x00 523A | | UART4_GTR | LINUART guard time register | 0x00 |
| 0x00 523B | | UART4_PSCR | LINUART prescaler | 0x00 |
| 0x00 523C to 0x00 523F | Reserved area (20 byte) | | | |

6.2.2 CPU/SWIM/debug module/interrupt controller registers

Table 12. CPU/SWIM/debug module/interrupt controller registers

| Address | Block | Register label | Register name | Reset status |
|------------------------|-------------------------|-------------------------|--|--------------|
| 0x00 7F00 | CPU ⁽¹⁾ | A | Accumulator | 0x00 |
| 0x00 7F01 | | PCE | Program counter extended | 0x00 |
| 0x00 7F02 | | PCH | Program counter high | 0x00 |
| 0x00 7F03 | | PCL | Program counter low | 0x00 |
| 0x00 7F04 | | XH | X index register high | 0x00 |
| 0x00 7F05 | | XL | X index register low | 0x00 |
| 0x00 7F06 | | YH | Y index register high | 0x00 |
| 0x00 7F07 | | YL | Y index register low | 0x00 |
| 0x00 7F08 | | SPH | Stack pointer high | 0x03 |
| 0x00 7F09 | | SPL | Stack pointer low | 0xFF |
| 0x00 7F0A | | CCR | Condition code register | 0x28 |
| 0x00 7F0B to 0x00 7F5F | | Reserved area (85 byte) | | |
| 0x00 7F60 | CPU | CFG_GCR | Global configuration register | 0x00 |
| 0x00 7F70 | ITC | ITC_SPR1 | Interrupt software priority register 1 | 0xFF |
| 0x00 7F71 | | ITC_SPR2 | Interrupt software priority register 2 | 0xFF |
| 0x00 7F72 | | ITC_SPR3 | Interrupt software priority register 3 | 0xFF |
| 0x00 7F73 | | ITC_SPR4 | Interrupt software priority register 4 | 0xFF |
| 0x00 7F74 | | ITC_SPR5 | Interrupt software priority register 5 | 0xFF |
| 0x00 7F75 | | ITC_SPR6 | Interrupt software priority register 6 | 0xFF |
| 0x00 7F76 | | ITC_SPR7 | Interrupt software priority register 7 | 0xFF |
| 0x00 7F77 | | ITC_SPR8 | Interrupt software priority register 8 | 0xFF |
| 0x00 7F78 to 0x00 7F79 | Reserved area (2 byte) | | | |
| 0x00 7F80 | SWIM | SWIM_CSR | SWIM control status register | 0x00 |
| 0x00 7F81 to 0x00 7F8F | Reserved area (15 byte) | | | |

Table 13. Interrupt mapping (continued)


| Priority | Source block | Description | Wakeup from halt mode | Wakeup from active-halt mode | Interrupt vector address |
|----------|--------------|------------------------------|-----------------------|------------------------------|--------------------------|
| 23 | TIM6 | TIM6 update/overflow/trigger | - | - | 0x00 8064 |
| 24 | Flash | EOP/WR_PG_DIS | - | - | 0x00 8068 |

1. Except PA1.

9.3.1 VCAP external capacitor

Stabilization for the main regulator is achieved connecting an external capacitor C_{EXT} to the V_{CAP} pin. C_{EXT} is specified in [Table 26](#). Care should be taken to limit the series inductance to less than 15 nH.

Figure 10. External capacitor C_{EXT}



1. Legend: ESR is the equivalent series resistance and ESL is the equivalent inductance.

9.3.2 Supply current characteristics

The current consumption is measured as described in [Section 4.3: Interrupt controller](#).

Total current consumption in run mode

The MCU is placed under the following conditions:

- All I/O pins in input mode with a static value at V_{DD} or V_{SS} (no load)
- All peripherals are disabled (clock stopped by peripheral clock gating registers) except if explicitly mentioned.

Subject to general operating conditions for V_{DD} and T_A .

Unless otherwise specified, data are based on characterization results, and not tested in production.

Table 28. Total current consumption with code execution in run mode at $V_{DD} = 5$ V

| Symbol | Parameter | Conditions | Typ | Max | Unit |
|---------------|--|---------------------------------|------------------------------|------|-----------|
| $I_{DD(RUN)}$ | Supply current in run mode, code executed from RAM | $f_{CPU} = f_{MASTER} = 16$ MHz | HSE crystal osc. (16 MHz) | 2.3 | - |
| | | | HSE user ext. clock (16 MHz) | 2 | 2.35 |
| | | | HSI RC osc. (16 MHz) | 1.7 | $2^{(1)}$ |
| | $f_{CPU} = f_{MASTER}/128 = 125$ kHz | | HSE user ext. clock (16 MHz) | 0.86 | - |
| | | | HSI RC osc. (16 MHz) | 0.7 | 0.87 |
| | $f_{CPU} = f_{MASTER}/128 = 15.625$ kHz | | HSI RC osc. (16 MHz/8) | 0.46 | 0.58 |
| | $f_{CPU} = f_{MASTER} = 28$ kHz | LSI RC osc. (128 kHz) | 0.41 | 0.55 | mA |

Total current consumption in wait mode

Unless otherwise specified, data based are on characterization results, and not tested in production.

Table 30. Total current consumption in wait mode at $V_{DD} = 5\text{ V}$

| Symbol | Parameter | Conditions | Typ | Max | Unit |
|---------------|-----------------------------|--|---------------------------------------|------|--------------------|
| $I_{DD(WFI)}$ | Supply current in wait mode | $f_{CPU} = f_{MASTER} = 16\text{ MHz}$ | HSE crystal osc. (16 MHz) | 1.6 | - |
| | | | HSE user ext. clock (16 MHz) | 1.1 | 1.3 |
| | | | HSI RC osc. (16 MHz) | 0.89 | 1.5 ⁽¹⁾ |
| | | $f_{CPU} = f_{MASTER}/128 = 125\text{ kHz}$ | HSI RC osc. (16 MHz) | 0.7 | 0.88 |
| | | $f_{CPU} = f_{MASTER}/128 = 15.625\text{ kHz}$ | HSI RC osc. (16 MHz/8) ⁽²⁾ | 0.45 | 0.57 |
| | | $f_{CPU} = f_{MASTER} = 128\text{ kHz}$ | LSI RC osc. (128 kHz) | 0.4 | 0.54 |

1. Tested in production.

2. Default clock configuration measured with all peripherals off.

Table 31. Total current consumption in wait mode at $V_{DD} = 3.3\text{ V}$

| Symbol | Parameter | Conditions | Typ | Max ⁽¹⁾ | Unit |
|---------------|-----------------------------|--|---------------------------------------|--------------------|------|
| $I_{DD(WFI)}$ | Supply current in wait mode | $f_{CPU} = f_{MASTER} = 16\text{ MHz}$ | HSE crystal osc. (16 MHz) | 1.1 | - |
| | | | HSE user ext. clock (16 MHz) | 1.1 | 1.3 |
| | | | HSI RC osc. (16 MHz) | 0.89 | 1.1 |
| | | $f_{CPU} = f_{MASTER}/128 = 125\text{ kHz}$ | HSI RC osc. (16 MHz) | 0.7 | 0.88 |
| | | $f_{CPU} = f_{MASTER}/128 = 15.625\text{ kHz}$ | HSI RC osc. (16 MHz/8) ⁽²⁾ | 0.45 | 0.57 |
| | | $f_{CPU} = f_{MASTER} = 128\text{ kHz}$ | LSI RC osc. (128 kHz) | 0.4 | 0.54 |

1. Guaranteed by characterization results.

2. Default clock configuration measured with all peripherals off.

Current consumption curves

The following figures show typical current consumption measured with code executing in RAM.

Figure 11. Typ $I_{DD(RUN)}$ vs. V_{DD} HSE user external clock, $f_{CPU} = 16$ MHz




Figure 12. Typ $I_{DD(RUN)}$ vs. f_{CPU} HSE user external clock, $V_{DD} = 5$ V






Figure 13. Typ $I_{DD(RUN)}$ vs. V_{DD} HSEI RC osc., $f_{CPU} = 16$ MHz**Figure 14. Typ $I_{DD(WFI)}$ vs. V_{DD} HSE user external clock, $f_{CPU} = 16$ MHz**

HSE crystal/ceramic resonator oscillator

The HSE clock can be supplied with a 1 to 16 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph is based on characterization results with specified typical external components. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details (frequency, package, accuracy...).

Table 40. HSE oscillator characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|---------------------|---|---|-----|-----|--|------|
| f_{HSE} | External high-speed oscillator frequency | - | 1 | - | 16 | MHz |
| R_F | Feedback resistor | - | - | 220 | - | kΩ |
| $C^{(1)}$ | Recommended load capacitance ⁽²⁾ | - | - | - | 20 | pF |
| $I_{DD(HSE)}$ | HSE oscillator power consumption | $C = 20 \text{ pF}$, $f_{osc} = 16 \text{ MHz}$ | - | - | 6 (startup) 1.6 (stabilized) ⁽³⁾ | mA |
| | | $C = 10 \text{ pF}$, $f_{osc} = 16 \text{ MHz}$ | - | - | 6 (startup) 1.2 (stabilized) ⁽³⁾ | |
| g_m | Oscillator transconductance | - | 5 | - | - | mA/V |
| $t_{SU(HSE)}^{(4)}$ | Startup time | V_{DD} is stabilized | - | 1 | - | ms |

1. C is approximately equivalent to 2 x crystal C_{LOAD} .
2. The oscillator selection can be optimized in terms of supply current using a high quality resonator with small R_m value. Refer to the crystal manufacturer for more details.
3. Guaranteed by characterization results.
4. $t_{SU(HSE)}$ is the startup time measured from the moment it is enabled (by software) until a stabilized 16 MHz oscillation is reached. The value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

Figure 18. HSE oscillator circuit diagram






Table 50. Output driving current (high sink ports)

| Symbol | Parameter | Conditions | Min | Max | Unit |
|----------|---------------------------------------|--|--------------------|--------------------|------|
| V_{OL} | Output low level with 8 pins sunk | $I_{IO} = 10 \text{ mA}, V_{DD} = 5 \text{ V}$ | - | 0.8 | V |
| | Output low level with 4 pins sunk | $I_{IO} = 10 \text{ mA}, V_{DD} = 3.3 \text{ V}$ | - | 1.0 ⁽¹⁾ | |
| | | $I_{IO} = 20 \text{ mA}, V_{DD} = 5 \text{ V}$ | | 1.5 ⁽¹⁾ | |
| V_{OH} | Output high level with 8 pins sourced | $I_{IO} = 10 \text{ mA}, V_{DD} = 5 \text{ V}$ | 4.0 | - | V |
| | Output high level with 4 pins sourced | $I_{IO} = 10 \text{ mA}, V_{DD} = 3.3 \text{ V}$ | 2.1 ⁽¹⁾ | - | |
| | | $I_{IO} = 20 \text{ mA}, V_{DD} = 5 \text{ V}$ | 3.3 ⁽¹⁾ | - | |

1. Guaranteed by characterization results.

Figure 22. Typ. V_{OL} @ $V_{DD} = 5 \text{ V}$ (standard ports)**Figure 23. Typ. V_{OL} @ $V_{DD} = 3.3 \text{ V}$ (standard ports)**

9.3.10 10-bit ADC characteristics

Subject to general operating conditions for V_{DD} , f_{MASTER} , and T_A unless otherwise specified.

Table 54. ADC characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|-------------|--|---------------------------|---------------------|------|---------------------|-------------|
| f_{ADC} | ADC clock frequency | $V_{DD} = 3$ to 5.5 V | 1 | - | 4 | MHz |
| | | $V_{DD} = 4.5$ to 5.5 V | 1 | - | 6 | |
| V_{AIN} | Conversion voltage range ⁽¹⁾ | - | V_{SS} | - | V_{DD} | V |
| V_{BGREF} | Internal bandgap reference voltage | $V_{DD} = 3$ to 5.5 V | 1.19 ⁽²⁾ | 1.22 | 1.25 ⁽²⁾ | V |
| C_{ADC} | Internal sample and hold capacitor | - | - | 3 | - | pF |
| $t_S^{(1)}$ | Minimum sampling time | $f_{ADC} = 4$ MHz | - | 0.75 | - | μ s |
| | | $f_{ADC} = 6$ MHz | - | 0.5 | - | |
| t_{STAB} | Wakeup time from standby | - | - | 7 | - | |
| t_{CONV} | Minimum total conversion time including sampling time, 10-bit resolution | $f_{ADC} = 4$ Hz | 3.5 | | | μ s |
| | | $f_{ADC} = 6$ MHz | 2.33 | | | |
| | | - | 14 | | | $1/f_{ADC}$ |

- During the sample time the input capacitance C_{AIN} (3 pF max) can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within t_S . After the end of the sample time t_S , changes of the analog input voltage have no effect on the conversion result. Values for the sample clock t_S depend on programming.
- Tested in production.

Electromagnetic interference (EMI)

Based on a simple application running on the product (toggling 2 LEDs through the I/O ports), the product is monitored in terms of emission. This emission test is in line with the norm IEC 61967-2 which specifies the board and the loading of each pin.

Table 58. EMI data

| Symbol | Parameter | Conditions | | | | Unit | |
|-----------|------------|--|--------------------------|-----------------------------|-------------------|------------|--|
| | | General conditions | Monitored frequency band | Max $f_{HSE}/f_{CPU}^{(1)}$ | | | |
| | | | | 16 MHz/ 8 MHz | 16 MHz/ 16 MHz | | |
| S_{EMI} | Peak level | $V_{DD} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$, LQFP32 package conforming to IEC 61967-2 | 0.1 MHz to 30 MHz | 5 | 5 | dB μ V | |
| | | | 30 MHz to 130 MHz | 4 | 5 | | |
| | | | 130 MHz to 1 GHz | 5 | 5 | | |
| | EMI level | | — | 2.5 | 2.5 | level | |

1. Guaranteed by characterization results.

Absolute maximum ratings (electrical sensitivity)

Based on three different tests (ESD, DLU and LU) using specific measurement methods, the product is stressed to determine its performance in terms of electrical sensitivity. For more details, refer to the application note AN1181.

Electrostatic discharge (ESD)

Electrostatic discharges (one positive then one negative pulses separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts*(n+1) supply pin). One model can be simulated: Human body model. This test conforms to the JESD22-A114A/A115A standard. For more details, refer to the application note AN1181.

Table 59. ESD absolute maximum ratings

| Symbol | Ratings | Conditions | Class | Maximum value ⁽¹⁾ | Unit |
|----------------|---|--|-------|------------------------------|------|
| $V_{ESD(HBM)}$ | Electrostatic discharge voltage (Human body model) | $T_A = 25^\circ\text{C}$, conforming to JESD22-A114 | 3A | 4000 | V |
| $V_{ESD(CDM)}$ | Electrostatic discharge voltage (Charge device model) | $T_A = 25^\circ\text{C}$, conforming to JESD22-C101 | 3 | 500 | |
| $V_{ESD(MM)}$ | Electrostatic discharge voltage (Machine model) | $T_A = 25^\circ\text{C}$, conforming to JESD22-A115 | B | 200 | |


1. Guaranteed by characterization results.

10 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com.
ECOPACK® is an ST trademark.

10.1 LQFP32 package information

Figure 42. LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package outline



1. Drawing is not to scale.

Assuming the following application conditions:

Maximum ambient temperature $T_{Amax} = 75^\circ\text{C}$ (measured according to JESD51-2),
 $I_{DDmax} = 8 \text{ mA}$, $V_{DD} = 5 \text{ V}$

Maximum 20 I/Os used at the same time in output at low level with:
 $I_{OL} = 8 \text{ mA}$, $V_{OL} = 0.4 \text{ V}$

$$P_{INTmax} = 8 \text{ mA} \times 5 \text{ V} = 400 \text{ mW}$$

$$P_{IOmax} = 20 \times 8 \text{ mA} \times 0.4 \text{ V} = 64 \text{ mW}$$

This gives: $P_{INTmax} = 400 \text{ mW}$ and $P_{IOmax} = 64 \text{ mW}$:

$$P_{Dmax} = 400 \text{ mW} + 64 \text{ mW}$$

Thus: $P_{Dmax} = 464 \text{ mW}$.

Using the values obtained in [Table 64: Thermal characteristics on page 101](#) T_{Jmax} is calculated as follows:

For LQFP32 60 °C/W

$$T_{Jmax} = 75^\circ\text{C} + (60 \text{ °C/W} \times 464 \text{ mW}) = 75^\circ\text{C} + 27.8^\circ\text{C} = 102.8^\circ\text{C}$$

This is within the range of the suffix C version parts ($-40 < T_J < 125^\circ\text{C}$).

Parts must be ordered at least with the temperature range suffix C.