



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Core ProcessorSTM8ACore Size8-BitSpeed16MHzConnectivityIPC, LINbus, SPI, UART/USARTPeripheralsBrown-out Detect/Reset, POR, PWM, WDTNumber of I/O28Program Memory Size8KB (8K × 8)Program Memory TypeFLASHEEPROM Size640 × 8Voltage - Supply (Vcc/Vdd)3V ~ 5.5VData ConvertersA/D 5x10bOperating Temperature-40°C ~ 125°C (TA)Mounting TypeSurface MountPackage / Case32-LQFP (7x7)		
Core Size8-BitCore Size16MHzSpeed16MHzConnectivityPC, LINbus, SPI, UART/USARTPeripheralsBrown-out Detect/Reset, POR, PWM, WDTNumber of I/O28Program Memory Size8KB (8K x 8)Program Memory TypeFLASHEEPROM Size640 x 8RAM Size1K x 8Voltage - Supply (Vcc/Vdd)3V ~ 5.5VData ConvertersA/D 5x10bOscillator TypeInternalOperating Temperature-40°C ~ 125°C (TA)Mounting TypeSurface MountPackage / Case32-LQFP (7x7)	Product Status	Not For New Designs
Speed16MHzConnectivityIPC, LINbus, SPI, UART/USARTPeripheralsBrown-out Detect/Reset, POR, PWM, WDTNumber of I/O28Program Memory Size8KB (8K x 8)Program Memory TypeFLASHEEPROM Size640 x 8RAM Size1K x 8Voltage - Supply (Vcc/Vdd)3V ~ 5.5VData ConvertersA/D 5x10bOperating Temperature-40°C ~ 125°C (TA)Mounting TypeSurface MountPackage / Case32-LQFP (7x7)	Core Processor	STM8A
ConnectivityIPC, LINbus, SPI, UART/USARTPeripheralsBrown-out Detect/Reset, POR, PWM, WDTNumber of I/O28Program Memory SizeBKB (8K x 8)Program Memory TypeFLASHEEPROM Size640 x 8RAM SizeIK x 8Voltage - Supply (Vcc/Vdd)3V ~ 5.5VData ConvertersA/D 5x10bOscillator TypeInternalOperating Temperature-40°C ~ 125°C (TA)Mounting TypeSurface MountPackage / Case32-LQFP (7x7)	Core Size	8-Bit
PeripheralsBrown-out Detect/Reset, POR, PWM, WDTNumber of I/O28Program Memory Size8KB (8K x 8)Program Memory TypeFLASHEEPROM Size640 x 8RAM Size1K x 8Voltage - Supply (Vcc/Vdd)3V ~ 5.5VData ConvertersA/D 5x10bOperating Temperature-40°C ~ 125°C (TA)Mounting TypeSurface MountPackage / Case32-LQFP (7x7)	Speed	16MHz
Number of I/O28Program Memory Size8KB (8K x 8)Program Memory TypeFLASHEEPROM Size640 x 8RAM Size1K x 8Voltage - Supply (Vcc/Vdd)3V ~ 5.5VData ConvertersA/D 5x10bOscillator TypeInternalOperating Temperature-40°C ~ 125°C (TA)Mounting TypeSurface MountPackage / Case32-LQFP (7x7)	Connectivity	I ² C, LINbus, SPI, UART/USART
Program Memory Size8KB (8K x 8)Program Memory TypeFLASHEEPROM Size640 x 8RAM Size1K x 8Voltage - Supply (Vcc/Vdd)3V ~ 5.5VData ConvertersA/D 5x10bOscillator TypeInternalOperating Temperature-40°C ~ 125°C (TA)Mounting TypeSurface MountPackage / Case32-LQFP (7x7)	Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Program Memory TypeFLASHEEPROM Size640 x 8RAM Size1K x 8Voltage - Supply (Vcc/Vdd)3V ~ 5.5VData ConvertersA/D 5x10bOscillator TypeInternalOperating Temperature-40°C ~ 125°C (TA)Mounting TypeSurface MountPackage / Case32-LQFP (7x7)	Number of I/O	28
EEPROM Size640 x 8RAM Size1K x 8Voltage - Supply (Vcc/Vdd)3V ~ 5.5VData ConvertersA/D 5x10bOscillator TypeInternalOperating Temperature-40°C ~ 125°C (TA)Mounting TypeSurface MountPackage / Case32-LQFPSupplier Device Package32-LQFP (7x7)	Program Memory Size	8KB (8K x 8)
RAM Size1K × 8Voltage - Supply (Vcc/Vdd)3V ~ 5.5VData ConvertersA/D 5x10bOscillator TypeInternalOperating Temperature-40°C ~ 125°C (TA)Mounting TypeSurface MountPackage / Case32-LQFPSupplier Device Package32-LQFP (7x7)	Program Memory Type	FLASH
Voltage - Supply (Vcc/Vdd)3V ~ 5.5VData ConvertersA/D 5x10bOscillator TypeInternalOperating Temperature-40°C ~ 125°C (TA)Mounting TypeSurface MountPackage / Case32-LQFPSupplier Device Package32-LQFP (7x7)	EEPROM Size	640 x 8
Data ConvertersA/D 5x10bOscillator TypeInternalOperating Temperature-40°C ~ 125°C (TA)Mounting TypeSurface MountPackage / Case32-LQFPSupplier Device Package32-LQFP (7x7)	RAM Size	1K x 8
Oscillator TypeInternalOperating Temperature-40°C ~ 125°C (TA)Mounting TypeSurface MountPackage / Case32-LQFPSupplier Device Package32-LQFP (7x7)	Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Operating Temperature-40°C ~ 125°C (TA)Mounting TypeSurface MountPackage / Case32-LQFPSupplier Device Package32-LQFP (7x7)	Data Converters	A/D 5x10b
Mounting Type Surface Mount Package / Case 32-LQFP Supplier Device Package 32-LQFP (7x7)	Oscillator Type	Internal
Package / Case 32-LQFP Supplier Device Package 32-LQFP (7x7)	Operating Temperature	-40°C ~ 125°C (TA)
Supplier Device Package32-LQFP (7x7)	Mounting Type	Surface Mount
	Package / Case	32-LQFP
Purchase URL https://www.e-xfl.com/product-detail/stmicroelectronics/stm8af6226tcy	Supplier Device Package	32-LQFP (7x7)
	Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm8af6226tcy

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Contents

1	Intro	duction
2	Desc	ription
3	Bloc	k diagram
4	Prod	uct overview
	4.1	Central processing unit (CPU) 12
		4.1.1 Architecture and registers
		4.1.2 Addressing
		4.1.3 Instruction set
	4.2	Single wire interface module (SWIM) and debug module (DM) 13
		4.2.1 SWIM
		4.2.2 Debug module
	4.3	Interrupt controller
	4.4	Flash program and data EEPROM memory 13
		4.4.1 Write protection (WP)
		4.4.2 Read-out protection (ROP)
	4.5	Clock controller
		4.5.1 Features
	4.6	Power management
	4.7	Watchdog timers
	4.8	Auto wakeup counter
	4.9	Beeper
	4.10	TIM1 - 16-bit advanced control timer 17
	4.11	TIM5 - 16-bit general purpose timer
	4.12	TIM6 - 8-bit basic timer
	4.13	Analog-to-digital converter (ADC1) 19
	4.14	Communication interfaces
		4.14.1 LINUART
		4.14.2 Serial peripheral interface (SPI)
		4.14.3 Inter integrated circuit (I ² C) interface



1 Introduction

The datasheet contains the description of STM8AF6213, STM8AF6223, STM8AF6223A and STM8AF6226 features, pinout, electrical characteristics, mechanical data and ordering information.

- For complete information on the STM8A microcontroller memory, registers and peripherals, please refer to STM8S series and STM8AF series 8-bit microcontrollers reference manual (RM0016).
- For information on programming, erasing and protection of the internal Flash memory please refer to the STM8 Flash programming manual (PM0051).
- For information on the debug and SWIM (single wire interface module) refer to the STM8 SWIM communication protocol and debug module user manual (UM0470).
- For information on the STM8 core, please refer to the STM8 CPU programming manual (PM0044).



2 Description

The STM8AF6213, STM8AF6223, STM8AF6223A and STM8AF6226 automotive 8-bit microcontrollers offer 4 to 8 Kbytes of Flash program memory, plus integrated true data EEPROM. The STM8S series and STM8AF series 8-bit microcontrollers reference manual (RM0016) refers to devices in this family as low-density. They provide the following benefits: performance, robustness and reduced system cost.

Device performance and robustness are ensured by advanced core and peripherals made in a state-of-the-art technology, a 16 MHz clock frequency, robust I/Os, independent watchdogs with separate clock source, and a clock security system.

The system cost is reduced thanks to an integrated true data EEPROM for up to 300 kwrite/erase cycles and a high system integration level with internal clock oscillators, watchdog, and brown-out reset.

Full documentation is offered as well as a wide choice of development tools.

Device	STM8AF6226	STM8AF6223	STM8AF6223A	STM8AF6213		
Pin count	32		20			
Max. number of GPIOs	28 including 21 high-sink I/Os					
Ext. interrupt pins	28		16			
Timer CAPCOM channels	6	7	6	7		
Timer complementary outputs	3	1	2	1		
A/D converter channels	7	5	7	5		
Low-density Flash program memory (byte)		8 K		4 K		
Data EEPROM (byte)		64	0 ⁽¹⁾			
RAM (byte)	1 K					
Peripheral set	Multipurpose timer (TIM1), SPI, I2C, LINUART, window WDG, independent WDG, ADC, PWM timer (TIM5), 8-bit timer (TIM6)					

Table 1. STM8AF6213/23/23A/26 features

1. No read-while-write (RWW) capability



The size of the UBC is programmable through the UBC option byte, in increments of 1 page (64-byte block) by programming the UBC option byte in ICP mode.

This divides the program memory into two areas:

- Main program memory: up to 8 Kbyte minus UBC
- User-specific boot code (UBC): configurable up to 8 Kbyte

The UBC area remains write-protected during in-application programming. This means that the MASS keys do not unlock the UBC area. It protects the memory used to store the boot program, specific code libraries, reset and interrupt vectors, the reset routine and usually the IAP and communication routines.




Figure 2. Flash memory organization

4.4.2 Read-out protection (ROP)

The read-out protection blocks reading and writing the Flash program memory and data EEPROM memory in ICP mode (and debug mode). Once the read-out protection is activated, any attempt to toggle its status triggers a global erase of the program and data memory. Even if no protection can be considered as totally unbreakable, the feature provides a very high level of protection for a general purpose microcontroller.



Asynchronous communication (UART mode)

- Full duplex communication NRZ standard format (mark/space)
- Programmable transmit and receive baud rates up to 1 Mbit/s (f_{CPU}/16) and capable of following any standard baud rate regardless of the input frequency
- Separate enable bits for transmitter and receiver
 - Two receiver wakeup modes:
 - Address bit (MSB)
 - Idle line (interrupt)
- Transmission error detection with interrupt generation
- Parity control

Synchronous communication

- Full duplex synchronous transfers
- SPI master operation
- 8-bit data communication
- Maximum speed: 1 Mbit/s at 16 MHz (f_{CPU}/16)

4.14.2 Serial peripheral interface (SPI)

- Maximum speed: 8 Mbit/s (f_{MASTER}/2) both for master and slave
- Full duplex synchronous transfers
- Simplex synchronous transfers on two lines with a possible bidirectional data line
- Master or slave operation selectable by hardware or software
- CRC calculation
- 1 byte Tx and Rx buffer
- Slave /master selection input pin

4.14.3 Inter integrated circuit (I²C) interface

- I²C master features:
 - Clock generation
 - Start and stop generation
- I²C slave features:
 - Programmable I²C address detection
 - Stop bit detection
- Generation and detection of 7-bit/10-bit addressing and general call
 - Supports different communication speeds:
 - Standard speed (up to 100 kHz),
 - Fast speed (up to 400 kHz)



5 Pinout and pin description


The following table presents the meaning of the abbreviations in use in the pin description tables in this section.

Туре	I= input, O	I= input, O = output, S = power supply						
Level	Input	Input CM = CMOS (standard for all I/Os)						
	Output	t HS = High sink						
Output speed	O2 = Fast (O3 = Fast/s	O1 = Slow (up to 2 MHz) O2 = Fast (up to 10 MHz) O3 = Fast/slow programmability with slow as default state after reset O4 = Fast/slow programmability with fast as default state after reset						
Port and control	Input	float = floating, wpu = weak pull-up						
configuration	Output	Output T = true open drain, OD = open drain, PP = push pull						
Reset state	Bold X (pin state after internal reset release). Unless otherwise specified, the pin state is the same during the reset phase a after the internal reset release.							

Table 5. Legend/abbreviations	for pinout tables
-------------------------------	-------------------

5.1 TSSOP20 pinouts and pin descriptions

Figure 3. STM8AF6213/STM8AF6223 TSSOP20 pinout



1. (HS) high sink capability.

2. (T) true open drain (P-buffer and protection diode to V_{DD} not implemented).

3. [] alternate function remapping option (if the same alternate function is shown twice, it indicates an exclusive choice not a duplication of the function).



	Input			Out	put							
TSSOP	Pin name	Туре	floating	ndm	Ext. interrupt	High sink ⁽¹⁾	Speed	OD	РР	Main function (after reset)	Default alternate function	Alternate function after remap [option bit]
10	PA3/ TIM5_CH3 [SPI_NSS]	I/O	x	x	х	HS	O3	x	х	Port A3	Timer 5 channel 3	SPI master/ slave select [AFR1]
11	PB5/ I2C_SDA [TIM1_BKIN]	I/O	x	-	х	-	01	T ⁽³⁾	-	Port B5	I2C data	Timer 1 - break input [AFR4]
12	PB4/ I2C_SCL [ADC_ETR]	I/O	x	-	х	-	O1	T ⁽³⁾	-	Port B4	I2C clock	ADC external trigger [AFR4]
13	PC3/ TIM1_CH3/[TLI]/[TIM1_CH1N]	I/O	X	x	x	HS	O3	x	x	Port C3	Timer 1 - channel 3	Top level interrupt [AFR3] Timer 1 inverted channel 1 [AFR7]
14	PC4/ TIM1_CH4/ CLK_CCO/AIN2/[TIM1_CH2N]	I/O	x	x	x	HS	O3	x	x	Port C4	Timer 1 - channel 4 /configurabl e clock output	Analog input 2 [AFR2]Time r 1 inverted channel 2 [AFR7]
15	PC5/SPI_SCK [TIM5_CH1]	I/O	x	x	х	HS	O3	x	х	Port C5	SPI clock	Timer 5 channel 1 [AFR0]
16	PC6/ SPI_MOSI [TIM1_CH1]	I/O	x	x	х	HS	O3	x	х	Port C6	PI master out/slave in	Timer 1 channel 1 [AFR0]
17	PC7/ SPI_MISO [TIM1_CH2]	I/O	x	х	х	HS	O3	x	х	Port C7	SPI master in/ slave out	Timer 1 channel 2[AFR0]
18	PD1/ SWIM ⁽⁴⁾	I/O	X	х	х	HS	04	х	х	Port D1	SWIM data interface	-

Table 6. STM8AF6213/STM8AF6223 TSSOP20 pin description (continued)



				Input	t		Out	put				
TSSOP	Pin name	Туре	floating	ndm	Ext. interrupt	High sink ⁽¹⁾	Speed	QО	ЬР	Main function (after reset)	Default alternate function	Alternate function after remap [option bit]
16	PC6/ SPI_MOSI [TIM1_CH1]	I/O	x	x	x	HS	O3	х	х	Port C6	PI master out/slave in	Timer 1 channel 1 [AFR0]
17	PC7/ SPI_MISO [TIM1_CH2]	I/O	x	х	х	HS	O3	х	х	Port C7	SPI master in/ slave out	Timer 1 channel 2[AFR0]
18	PD1/ SWIM ⁽⁴⁾	I/O	<u>x</u>	х	х	HS	04	х	х	Port D1	SWIM data interface	-
19	PD2/AIN3/ TLI[TIM5_CH3]	I/O	X	х	x	HS	O3	x	x	Port D2	-	Analog input 3 [AFR2] Timer 5 - channel 3 [AFR1]
20	PD3/ AIN4/ TIM5_CH2/ ADC_ETR	I/O	X	x	x	HS	O3	x	x	Port D3	Analog input 4 Timer 52 - channel 2/ADC external trigger	-

Table 7. STM8AF6223A TSSOP20 pin description (continued)

1. I/O pins used simultaneously for high current source/sink must be uniformly spaced around the package. In addition, the total driven current must respect the absolute maximum ratings (see *Section 9.2: Absolute maximum ratings*).

 When the MCU is in Halt/Active-halt mode, PA1 is automatically configured in input weak pull-up and cannot be used for waking up the device. In this mode, the output state of PA1 is not driven. It is recommended to use PA1 only in input mode if Halt/Active-halt is used in the application.

3. In the open-drain output column, 'T' defines a true open-drain I/O (P-buffer, weak pull-up, and protection diode to VDD are not implemented).

4. The PD1 pin is in input pull-up during the reset phase and after internal reset release.



Flash program memory size	Flash program memory end address	RAM size	RAM end address	Stack roll-over address
8 K	0x00 9FFF	1 K	0x00 03FF	0x00 0200
4 K	0x00 8FFF		0000 0311	0,00 0200

 Table 9. Memory model for the devices covered in this datasheet

6.2 Register map

6.2.1 I/O port hardware register map

Address	Block	Register label Register name		Reset status
0x00 5000		PA_ODR	Port A data output latch register	0x00
0x00 5001		PA_IDR	Port A input pin value register	0xXX ⁽¹⁾
0x00 5002	Port A	PA_DDR	Port A data direction register	0x00
0x00 5003		PA_CR1	Port A control register 1	0x00
0x00 5004		PA_CR2	Port A control register 2	0x00
0x00 5005		PB_ODR	Port B data output latch register	0x00
0x00 5006		PB_IDR	Port B input pin value register	0xXX ⁽¹⁾
0x00 5007	Port B	PB_DDR	Port B data direction register	0x00
0x00 5008		PB_CR1	Port B control register 1	0x00
0x00 5009		PB_CR2	Port B control register 2	0x00
0x00 500A		PC_ODR	Port C data output latch register	0x00
0x00 500B		PB_IDR	Port C input pin value register	0xXX ⁽¹⁾
0x00 500C	Port C	PC_DDR	Port C data direction register	0x00
0x00 500D		PC_CR1	Port C control register 1	0x00
0x00 500E		PC_CR2	Port C control register 2	0x00
0x00 500F		PD_ODR	Port D data output latch register	0x00
0x00 5010		PD_IDR	Port D input pin value register	0xXX ⁽¹⁾
0x00 5011	Port D	PD_DDR	Port D data direction register	0x00
0x00 5012		PD_CR1	Port D control register 1	0x02
0x00 5013		PD_CR2	Port D control register 2	0x00

Option byte number	Description ⁽¹⁾
OPT2	 AFR7: Alternate function remapping option 7 0: AFR7 remapping option inactive: default alternate function ⁽²⁾ 1: Port C3 alternate function = TIM1_CH1N; port C4 alternate function remapping option 6 Reserved AFR6: Alternate function remapping option 5 Reserved AFR4: Alternate function remapping option 4 0: AFR4 remapping option inactive: default alternate function ⁽²⁾. 1: Port B4 alternate function = ADC_ETR; port B5 alternate function = TIM1_BKIN. AFR3: Alternate function remapping option 3 0: AFR3 remapping option inactive: default alternate function ⁽²⁾ 1: Port C3 alternate function = TLI AFR2: Alternate function = TLI AFR2: Alternate function remapping option 2 0: AFR2 remapping option inactive: default alternate function ⁽²⁾ 1: Port C3 alternate function = LINUART CK

Table 17. STM8AF6213 and STM8AF6223 alternate function remapping bits [7:2] for 20-pin packages

1. Do not use more than one remapping option in the same port.

2. Refer to the pin description.

Table 18. STM8AF6223A alternate function remapping bits [7:2] for 20-pin packages

Option byte number	Description ⁽¹⁾
	AFR7: Alternate function remapping option 7
	0: AFR7 remapping option inactive: default alternate function ⁽²⁾ 1: Port C4 alternate function = TIM1_CH2N
	AFR6: Alternate function remapping option 6
	Reserved
	AFR5: Alternate function remapping option 5
	Reserved
OPT2	AFR4: Alternate function remapping option 4
	 0: AFR4 remapping option inactive: default alternate function ⁽²⁾. 1: Port B4 alternate function = ADC_ETR; port B5 alternate function = TIM1_BKIN.
	AFR3: Alternate function remapping option 3
	Reserved.
	AFR2: Alternate function remapping option 2
	0: AFR2 remapping option inactive: default alternate function ⁽²⁾ 1: Port D4 alternate function = LINUART_CK

1. Do not use more than one remapping option in the same port.

2. Refer to the pin description.



AFR1 option bit value	AFR0 option bit value	I/O port	Alternate function mapping
0	0	AFR1 and AFR0 rema Default alterna	pping options inactive: ate functions ⁽¹⁾
		PC5	TIM5_CH1
0	1	PC6	TIM1_CH1
		PC7	TIM1_CH2
1	0	PA3	SPI_NSS
		PD2	TIM5_CH3
		PD2	TIM5_CH3
		PC5	TIM5_CH1
		PC6	TIM1_CH1
	1 ⁽²⁾	PC7	TIM1_CH2
1 ⁽²⁾		PC2	TIM1_CH3N
		PC1	TIM1_CH2N
		PE5	TIM1_CH1N
		PA3	LINUART_TX
		PF4	LINUART_RX

Table 19. STM8AF6226 alternate function remapping bits [1:0] for 32-pin packages

1. Refer to the pin descriptions.

 If both AFR1 and AFR0 option bits are set, the SPI hardware NSS management feature is no more available. If this remapping option is selected and the SPI is enabled, the SSM bit must be configured in the SPI_CR2 register to select software NSS management.

Table 20. STM8AF6213/STM8AF6223 alternate function remapping bits [1:0]
for 20-pin packages

101 20-0111 packages					
AFR1 option bit value	AFR0 option bit value	I/O port	Alternate function mapping		
0	0		pping options inactive: ate functions ⁽¹⁾		
	1	PC5	TIM5_CH1		
0		PC6	TIM1_CH1		
		PC7	TIM1_CH2		
1	1 0	PA3	SPI_NSS		
1		PD2	TIM5_CH3		

9.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in Figure 8.




Figure 8. Pin input voltage

9.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 22: Voltage characteristics*, *Table 23: Current characteristics* and *Table 24: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect the device's reliability.

Device mission profile (application conditions) is compliant with JEDEC JESD47 Qualification Standard, extended mission profiles are available on demand.

Symbol	Ratings		Max	Unit
V_{DDx} - V_{SS}	Supply voltage (including $V_{DDA and} V_{DDIO}$) ⁽¹⁾	-0.3	6.5	V
V	Input voltage on true open drain pins ⁽²⁾	V _{SS} - 0.3	6.5	V
V _{IN}	Input voltage on any other pin ⁽²⁾	V _{SS} - 0.3	V _{DD} + 0.3	v
V _{DDx} - V _{DD}	V _{DD} Variations between different power pins		50	mV
V _{SSx} - V _{SS}	Variations between all the different ground pins	-	50	IIIV
V _{ESD}	Electrostatic discharge voltage		ite maximum cal sensitivity) page 89	_

Table 22. Voltage characteristics


1. All power (V_{DD}) and ground (V_{SS}) pins must always be connected to the external power supply

2. I_{INJ(PIN)} must never be exceeded. This is implicitly insured if V_{IN} maximum is respected. If V_{IN} maximum cannot be respected, the injection current must be limited externally to the I_{INJ(PIN)} value. A positive injection is induced by V_{IN} > V_{DD} while a negative injection is induced by V_{IN} < V_{SS}. For true open-drain pads, there is no positive injection current, and the corresponding V_{IN} maximum must always be respected



9.3.1 VCAP external capacitor

Stabilization for the main regulator is achieved connecting an external capacitor C_{EXT} to the V_{CAP} pin. C_{EXT} is specified in *Table 26*. Care should be taken to limit the series inductance to less than 15 nH.



1. Legend: ESR is the equivalent series resistance and ESL is the equivalent inductance.

9.3.2 Supply current characteristics

The current consumption is measured as described in Section 4.3: Interrupt controller.

Total current consumption in run mode

The MCU is placed under the following conditions:

- All I/O pins in input mode with a static value at V_{DD} or V_{SS} (no load)
- All peripherals are disabled (clock stopped by peripheral clock gating registers) except if explicitly mentioned.

Subject to general operating conditions for V_{DD} and T_A .

Unless otherwise specified, data are based on characterization results, and not tested in production.

Table 28. Total current consumption with code execution in run mode at V_{DD} = 5 V

Symbol	Parameter	Conc	litions	Тур	Max	Unit
Supply current in run mode, code executed from RAM		HSE crystal osc. (16 MHz)	2.3	-		
	f _{CPU} = f _{MASTER} = 16 MHz	HSE user ext. clock (16 MHz)	2	2.35		
		HSI RC osc. (16 MHz)	1.7	2 ⁽¹⁾		
	f _{CPU} = f _{MASTER} /128= 125 kHz	HSE user ext. clock (16 MHz)	0.86	-	mA	
		HSI RC osc. (16 MHz)	0.7	0.87		
	f _{CPU} = f _{MASTER} /128= 15.625 kHz		HSI RC osc. (16 MHz/8)	0.46	0.58	
		f _{CPU} = f _{MASTER} = 28 kHz	LSI RC osc. (128 kHz)	0.41	0.55	



Symbol	Parameter	Conditions	Min	Мах	Unit
	Output low level with 8 pins sunk	I _{IO} = 10 mA, V _{DD} = 5 V	-	0.8	
V _{OL}	Output low level with 4 pins sunk	I _{IO} = 10 mA, V _{DD} = 3.3 V	-	1.0 ⁽¹⁾	
		I _{IO} = 20 mA, V _{DD} = 5 V		1.5 ⁽¹⁾	V
	Output high level with 8 pins sourced	I _{IO} = 10 mA, V _{DD} = 5 V	4.0	-	v
V _{OH}	Output high level with	I _{IO} = 10 mA, V _{DD} = 3.3 V	2.1 ⁽¹⁾	-	
		4 pins sourced	I _{IO} = 20 mA, V _{DD} = 5 V	3.3 ⁽¹⁾	-

Table 50	. Output	driving	current	(high	sink po	rts)
----------	----------	---------	---------	-------	---------	------

1. Guaranteed by characterization results.







Figure 23. Typ. V_{OL} @ V_{DD} = 3.3 V (standard ports)



DocID025118 Rev 6







Figure 30. Typ. V_{DD} - $V_{OH} @ V_{DD}$ = 5 V (high sink ports)







9.3.9 I²C interface characteristics

Symbol	Parameter	Standard mode I ² C		Fast mode I ² C ⁽¹⁾		Unit
Symbol		Min ⁽²⁾	Max ⁽²⁾	Min ⁽²⁾	Max ⁽²⁾	Unit
t _{w(SCLL)}	SCL clock low time	4.7	-	1.3	-	110
t _{w(SCLH)}	SCL clock high time	4.0	-	0.6	-	μs
t _{su(SDA)}	SDA setup time	250	-	100	-	
t _{h(SDA)}	SDA data hold time	0 ⁽³⁾	3450	0 ⁽⁴⁾	900 ⁽³⁾	
t _{r(SDA)} t _{r(SCL)}	SDA and SCL rise time	-	1000	-	300	ns
t _{f(SDA)} t _{f(SCL)}	SDA and SCL fall time	-	300	-	300	
t _{h(STA)}	START condition hold time	4.0	-	0.6	-	
t _{su(STA)}	Repeated START condition setup time	4.7	-	0.6	-	
t _{su(STO)}	STOP condition setup time	4.0	-	0.6	-	μs
t _{w(STO:STA)}	STOP to START condition time (bus free)	4.7	-	1.3	-	
t _{SP}	Pulse width of spikes suppressed by the input filter	0	50 ⁽⁵⁾	0	50	ns
Cb	Capacitive load for each bus line	-	400	-	400	pF

Table 53. I²C characteristics

1. f_{MASTER} , must be at least 8 MHz to achieve max fast I²C speed (400 kHz)

2. Data based on standard I²C protocol requirement, not tested in production

3. The maximum hold time of the start condition has only to be met if the interface does not stretch the low time

4. The device must internally provide a hold time of at least 300 ns for the SDA signal in order to bridge the undefined region of the falling edge of SCL

5. The minimum width of the spikes filtered by the analog filter is above $t_{SP(max)}$



Symbol	Parameter	Conditions	Тур	Max ⁽¹⁾	Unit
		f _{ADC} = 2 MHz	1.6	3.5	
E _T	Total unadjusted error ⁽²⁾	f _{ADC} = 4 MHz	2.2	4	
		f _{ADC} = 6 MHz	2.4	4.5	
		f _{ADC} = 2 MHz	1.1	2.5	
E _O	Offset error ⁽²⁾	f _{ADC} = 4 MHz	1.5	3	
		f _{ADC} = 6 MHz	1.8	3	
	Gain error ⁽²⁾	f _{ADC} = 2 MHz	1.5	3	
E _G		f _{ADC} = 4 MHz	2.1	3	LSB
		f _{ADC} = 6 MHz	2.2	4	
		f _{ADC} = 2 MHz	0.7	1.5	
E _D	Differential linearity error ⁽²⁾	f _{ADC} = 4 MHz	0.7	1.5	
		f _{ADC} = 6 MHz	0.7	1.5	
E _L		f _{ADC} = 2 MHz	0.6	1.5	
	Integral linearity error ⁽²⁾	f _{ADC} = 4 MHz	0.8	2	
		f _{ADC} = 6 MHz	0.8	2	

Table 55. ADC accuracy with RAIN < 10 k Ω , V_{DD} = 5 V

1. Max value is based on characterization, not tested in production.

2. ADC accuracy vs. negative injection current: Injecting negative current on any of the analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current. Any positive injection current within the limits specified for $I_{INJ(PIN)}$ and $\Sigma I_{INJ(PIN)}$ in the I/O port pin characteristics section does not affect the ADC accuracy.

Table 50. ADC accuracy with KAIN $< 10 \text{ k}_{22}, \text{ v}_{DD} = 5.3 \text{ v}_{DD}$						
Symbol	Parameter	Conditions	Тур	Max ⁽¹⁾	Unit	
	Total upadjusted error	f _{ADC} = 2 MHz	1.6	3.5		
E _T	Total unadjusted error	f _{ADC} = 4 MHz	1.9	4		
	E _O Offset error	f _{ADC} = 2 MHz	1	2.5		
⊏o		f _{ADC} = 4 MHz	1.5	2.5		
	E _G Gain error	f _{ADC} = 2 MHz	1.3	3	LSB	
E _G		f _{ADC} = 4 MHz	2	3	LOD	
		f _{ADC} = 2 MHz	0.7	1		
E _D Differential li	Differential linearity error	f _{ADC} = 4 MHz	0.7	1.5		
	Integral linearity error	f _{ADC} = 2 MHz	0.6	1.5		
E _L	Integral linearity error	f _{ADC} = 4 MHz	0.8	2		

Table 56. ADC accuracy with RAIN < 10 k Ω , V_{DD} = 3.3 V

1. Max value is based on characterization, not tested in production.



10 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.

10.1 LQFP32 package information




Figure 42. LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package outline

1. Drawing is not to scale.



DocID025118 Rev 6

Assuming the following application conditions:

Maximum ambient temperature T_{Amax} = 75 °C (measured according to JESD51-2), I_{DDmax} = 8 mA, V_{DD} = 5 V Maximum 20 I/Os used at the same time in output at low level with:

Maximum 20 I/Os used at the same time in output at low level with:

I_{OL} = 8 mA, V_{OL}= 0.4 V

P_{INTmax} = 8 mA x 5 V= 400 mW

 $P_{IOmax} = 20 \times 8 \text{ mA} \times 0.4 \text{ V} = 64 \text{ mW}$

This gives: P_{INTmax} = 400 mW and P_{IOmax} 64 mW:

P_{Dmax} = 400 mW + 64 mW

Thus: P_{Dmax} = 464 mW.

Using the values obtained in Table 64: Thermal characteristics on page 101 T_{Jmax} is calculated as follows:

For LQFP32 60 °C/W

T_{Jmax} = 75 °C + (60 °C/W x464 mW) = 75 °C + 27.8 °C = 102.8 °C

This is within the range of the suffix C version parts (-40 < T_J < 125 °C).

Parts must be ordered at least with the temperature range suffix C.



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics – All rights reserved



DocID025118 Rev 6