

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

⊡XFI

Product Status	Obsolete
Core Processor	F ² MC-16FX
Core Size	16-Bit
Speed	56MHz
Connectivity	CANbus, LINbus, SCI, UART/USART
Peripherals	DMA, LVD, LVR, POR, PWM, WDT
Number of I/O	36
Program Memory Size	96KB (96K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb96f313asbpmc-gse2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong




4. Pin Function Description

Pin Function description (1 of 2)

Pin name	Feature	Description
ADTG_R	ADC	Relocated A/D converter trigger input
ANn	ADC	A/D converter channel n input
AV _{CC}	Supply	Analog circuits power supply
AVRH	ADC	A/D converter high reference voltage input
AV _{SS}	Supply	Analog circuits power supply
С	Voltage regulator	Internally regulated power supply stabilization capacitor pin
CKOTn	Clock output function	Clock Output function n output
CKOTn_R	Clock output function	Relocated Clock Output function n output
CKOTXn	Clock output function	Clock Output function n inverted output
INn	ICU	Input Capture Unit n input
INTn	External Interrupt	External Interrupt n input
INTn_R	External Interrupt	Relocated External Interrupt n input
MDn	Core	Input pins for specifying the operating mode.
NMI	External Interrupt	Non-Maskable Interrupt input
OUTn	OCU	Output Compare Unit n waveform output
Pxx_n	GPIO	General purpose IO
PPGn	PPG	Programmable Pulse Generator n output
PPGn_R	PPG	Relocated Programmable Pulse Generator n output
RSTX	Core	Reset input
RXn	CAN	CAN interface n RX input
SCKn	USART	USART n serial clock input/output
SCKn_R	USART	Relocated USART n serial clock input/output
SINn	USART	USART n serial data input
SINn_R	USART	Relocated USART n serial data input
SOTn	USART	USART n serial data output
SOTn_R	USART	Relocated USART n serial data output
TINn	Reload Timer	Reload Timer n event input
TINn_R	Reload Timer	Relocated Reload Timer n event input
TOTn	Reload Timer	Reload Timer n output
TOTn_R	Reload Timer	Relocated Reload Timer n output



6. I/O Circuit Type





7. Memory Map

	MB96V300C		MB96(F)31x					
FF:FFFF _H DE:0000 _H	Emulation ROM		USER ROM / Reserved ^{*4}					
10:0000 _H	External Bus		Reserved					
0F:E000 _H	Boot-ROM		Boot-ROM					
0E:0000 _H	Reserved							
02:0000 _H	External RAM		Reserved					
01:0000 _H	Internal RAM bank 1							
00:8000 _H	ROM/RAM MIRROR		ROM/RAM MIRROR					
	Internal RAM	RAMSTART0*2	Internal RAM bank 0					
RAMSTART0*	bank 0		Reserved					
00:0C00 _H	External Bus							
00:0380 _H	Peripherals		Peripherals					
00:0180 _H	GPR ^{*1}		GPR ^{*1}					
00:0100 _H	DMA		DMA					
00:00F0 _H	External Bus		Reserved					
00:0000 _H	Peripheral		Peripheral					
*2: For RAMS *3: For EVA d *4: For details pages. The DMA area	 *1: Unused GPR banks can be used as RAM area *2: For RAMSTART0 addresses, please refer to the table on the next page. *3: For EVA device, RAMSTART0 depends on the configuration of the emulated device. *4: For details about USER ROM area, see the ■ User ROM Memory Map for Flash Devices on the following pages. The DMA area is only available if the device contains the corresponding resource. The available RAM and ROM area depends on the device. 							



10. Serial Programming Communication Interface

USART pins for Flash serial programming (MD[2:0] = 010)

MB96F31x							
Pin number		Normal function					
LQFP-48	USART Number						
7		SIN2					
8	USART2	SOT2					
9		SCK2					
20		SIN7_R					
19	USART7	SOT7_R					
18		SCK7_R					
22		SIN8_R					
21	USART8	SOT8_R					
23		SCK8_R					

Note: If a Flash programmer and its software needs to use a handshaking pin, Cypress suggests to the tool vendor to support at least port P00_1 on pin 19.

If handshaking is used by the tool but P00_1 is not available in customer's application, Cypress suggests to the customer to check the tool manual or to contact the tool vendor for alternative handshaking pins.



I/O map MB96(F)315x (Sheet 5 of 22)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access	
000097 _H	PPG3 - Control status register High	PCNH3		R/W	
000098 _H	PPG7-PPG4 - General Control register 1 Low	GCN1L1	GCN11	R/W	
000099 _H	PPG7-PPG4 - General Control register 1 High	GCN1H1		R/W	
00009A _H	PPG7-PPG4 - General Control register 2 Low	GCN2L1	GCN21	R/W	
00009B _H	PPG7-PPG4 - General Control register 2 High	GCN2H1		R/W	
00009C _H	PPG4 - Timer register		PTMR4	R	
00009D _H	PPG4 - Timer register			R	
00009E _H	PPG4 - Period setting register		PCSR4	W	
00009F _H	PPG4 - Period setting register			W	
0000A0 _H	PPG4 - Duty cycle register		PDUT4	W	
0000A1 _H	PPG4 - Duty cycle register			W	
0000A2 _H	PPG4 - Control status register Low	PCNL4	PCN4	R/W	
0000A3 _H	PPG4 - Control status register High	PCNH4		R/W	
0000A4 _H - 0000D3 _H	Reserved			-	
0000D4 _H	USART2 - Serial Mode Register	SMR2		R/W	
0000D5 _H	USART2 - Serial Control Register	SCR2		R/W	
0000D6 _H	USART2 - TX Register	TDR2		W	
0000D6 _H	USART2 - RX Register	RDR2		R	
0000D7 _H	USART2 - Serial Status	SSR2		R/W	
0000D8 _H	USART2 - Control/Com. Register	ECCR2		R/W	
0000D9 _H	USART2 - Ext. Status Register	ESCR2		R/W	
0000DA _H	USART2 - Baud Rate Generator Register Low	BGRL2	BGR2	R/W	
0000DB _H	USART2 - Baud Rate Generator Register High	BGRH2		R/W	
0000DC _H	USART2 - Extended Serial Interrupt Register	ESIR2		R/W	
0000DD _H - 0000FF _H	Reserved			-	
000100 _H	DMA0 - Buffer address pointer low byte	BAPL0		R/W	
000101 _H	DMA0 - Buffer address pointer middle byte	BAPM0		R/W	
000102 _H	DMA0 - Buffer address pointer high byte	BAPH0		R/W	
000103 _H	DMA0 - DMA control register	DMACS0		R/W	



I/O map MB96(F)315x (Sheet 11 of 22)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000435 _H	I/O Port P05 - Data Direction Register	DDR05		R/W
000436 _H	I/O Port P06 - Data Direction Register	DDR06		R/W
000437 _H	I/O Port P07 - Data Direction Register	DDR07		R/W
000438 _H - 000443 _H	Reserved			-
000444 _H	I/O Port P00 - Port Input Enable Register	PIER00		R/W
000445 _H	I/O Port P01 - Port Input Enable Register	PIER01		R/W
000446 _H	I/O Port P02 - Port Input Enable Register	PIER02		R/W
000447 _H	I/O Port P03 - Port Input Enable Register	PIER03		R/W
000448 _H	Reserved			-
000449 _H	I/O Port P05 - Port Input Enable Register	PIER05		R/W
00044A _H	I/O Port P06 - Port Input Enable Register	PIER06		R/W
00044B _H	I/O Port P07 - Port Input Enable Register	PIER07		R/W
00044C _H - 000457 _H	Reserved			-
000458 _H	I/O Port P00 - Port Input Level Register	PILR00		R/W
000459 _H	I/O Port P01 - Port Input Level Register	PILR01		R/W
00045A _H	I/O Port P02 - Port Input Level Register	PILR02		R/W
00045B _H	I/O Port P03 - Port Input Level Register	PILR03		R/W
00045C _H	Reserved			-
00045D _H	I/O Port P05 - Port Input Level Register	PILR05		R/W
00045E _H	I/O Port P06 - Port Input Level Register	PILR06		R/W
00045F _H	I/O Port P07 - Port Input Level Register	PILR07		R/W
000460 _H - 00046B _H	Reserved			-
00046C _H	I/O Port P00 - Extended Port Input Level Register	EPILR00		R/W
00046D _H	I/O Port P01 - Extended Port Input Level Register	EPILR01		R/W
00046E _H	I/O Port P02 - Extended Port Input Level Register	EPILR02		R/W
00046F _H	I/O Port P03 - Extended Port Input Level Register	EPILR03		R/W
000470 _H	Reserved			-
000471 _H	I/O Port P05 - Extended Port Input Level Register	EPILR05		R/W
000472 _H	I/O Port P06 - Extended Port Input Level Register	EPILR06		R/W



I/O map MB96(F)315x (Sheet 17 of 22)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000588 _H - 000597 _H	Reserved			-
000598 _H	PPG15-PPG12 - General Control register 1 Low	GCN1L3	GCN13	R/W
000599 _H	PPG15-PPG12 - General Control register 1 High	GCN1H3		R/W
00059A _H	PPG15-PPG12 - General Control register 2 Low	GCN2L3	GCN23	R/W
00059B _H	PPG15-PPG12 - General Control register 2 High	GCN2H3		R/W
00059C _H	PPG12 - Timer register		PTMR12	R
00059D _H	PPG12 - Timer register			R
00059E _H	PPG12 - Period setting register		PCSR12	W
00059F _H	PPG12 - Period setting register			W
0005A0 _H	PPG12 - Duty cycle register		PDUT12	W
0005A1 _H	PPG12 - Duty cycle register			W
0005A2 _H	PPG12 - Control status register Low	PCNL12	PCN12	R/W
0005A3 _H	PPG12 - Control status register High	PCNH12		R/W
0005A4 _H - 0005AB _H	Reserved			-
0005AC _H	PPG14 - Timer register		PTMR14	R
0005AD _H	PPG14 - Timer register			R
0005AE _H	PPG14 - Period setting register		PCSR14	W
0005AF _H	PPG14 - Period setting register			W
0005B0 _H	PPG14 - Duty cycle register		PDUT14	W
0005B1 _H	PPG14 - Duty cycle register			W
0005B2 _H	PPG14 - Control status register Low	PCNL14	PCN14	R/W
0005B3 _H	PPG14 - Control status register High	PCNH14		R/W
0005B4 _H - 0005BB _H	Reserved			-
0005BC _H	PPG19-PPG16 - General Control register 1 Low	GCN1L4	GCN14	R/W
0005BD _H	PPG19-PPG16 - General Control register 1 High	GCN1H4		R/W
0005BE _H	PPG19-PPG16 - General Control register 2 Low	GCN2L4	GCN24	R/W
0005BF _H	PPG19-PPG16 - General Control register 2 High	GCN2H4		R/W
0005C0 _H	PPG16 - Timer register		PTMR16	R
0005C1 _H	PPG16 - Timer register			R




I/O map MB96(F)315x (Sheet 19 of 22)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
0005E0 _H - 00065F _H	Reserved			-
000660 _H	Peripheral Resource Relocation Register 10	PRRR10		R/W
000661 _H	Peripheral Resource Relocation Register 11	PRRR11		R/W
000662 _H	Peripheral Resource Relocation Register 12	PRRR12		R/W
000663 _H	Peripheral Resource Relocation Register 13	PRRR13		W
000664 _H - 0008FF _H	Reserved			-
000900 _H	CAN2 - Control register Low	CTRLRL2	CTRLR2	R/W
000901 _H	CAN2 - Control register High (reserved)	CTRLRH2		R
000902 _H	CAN2 - Status register Low	STATRL2	STATR2	R/W
000903 _H	CAN2 - Status register High (reserved)	STATRH2		R
000904 _H	CAN2 - Error Counter Low (Transmit)	ERRCNTL2	ERRCNT2	R
000905 _H	CAN2 - Error Counter High (Receive)	ERRCNTH2		R
000906 _H	CAN2 - Bit Timing Register Low	BTRL2	BTR2	R/W
000907 _H	CAN2 - Bit Timing Register High	BTRH2		R/W
000908 _H	CAN2 - Interrupt Register Low	INTRL2	INTR2	R
000909 _H	CAN2 - Interrupt Register High	INTRH2		R
00090A _H	CAN2 - Test Register Low	TESTRL2	TESTR2	R/W
00090B _H	CAN2 - Test Register High (reserved)	TESTRH2		R
00090C _H	CAN2 - BRP Extension register Low	BRPERL2	BRPER2	R/W
00090D _H	CAN2 - BRP Extension register High (reserved)	BRPERH2		R
00090E _H - 00090F _H	Reserved			-
000910 _H	CAN2 - IF1 Command request register Low	IF1CREQL2	IF1CREQ2	R/W
000911 _H	CAN2 - IF1 Command request register High	IF1CREQH2		R/W
000912 _H	CAN2 - IF1 Command Mask register Low	IF1CMSKL2	IF1CMSK2	R/W
000913 _H	CAN2 - IF1 Command Mask register High (reserved)	IF1CMSKH2		R
000914 _H	CAN2 - IF1 Mask 1 Register Low	IF1MSK1L2	IF1MSK12	R/W
000915 _H	CAN2 - IF1 Mask 1 Register High	IF1MSK1H2		R/W
000916 _H	CAN2 - IF1 Mask 2 Register Low	IF1MSK2L2	IF1MSK22	R/W
000917 _H	CAN2 - IF1 Mask 2 Register High	IF1MSK2H2		R/W



2. Opposite phase external clock

• When using an opposite phase external clock, X1 (X1A) must be supplied with a clock signal which has the opposite phase to the X0 (X0A) pins.



13.4 Unused sub clock signal

If the pins X0A and X1A are not connected to an oscillator, a pull-down resistor must be connected on the X0A pin and the X1A pin must be left open.

13.5 Notes on PLL clock mode operation

If the PLL clock mode is selected and no external oscillator is operating or no external clock is supplied, the microcontroller attempts to work with the free oscillating PLL. Performance of this operation, however, cannot be guaranteed.

13.6 Power supply pins (V_{CC}/V_{SS})

It is required that all V_{CC} -level as well as all V_{SS} -level power supply pins are at the same potential. If there is more than one V_{CC} or V_{SS} level, the device may operate incorrectly or be damaged even within the guaranteed operating range.

V_{CC} and V_{SS} must be connected to the device from the power supply with lowest possible impedance.

As a measure against power supply noise, it is required to connect a bypass capacitor of about 0.1 μ F between V_{CC} and V_{SS} as close as possible to V_{CC} and V_{SS} pins.

13.7 Crystal oscillator and ceramic resonator circuit

Noise at X0, X1 pins or X0A, X1A pins might cause abnormal operation. It is required to provide bypass capacitors with shortest possible distance to X0, X1 pins and X0A, X1A pins, crystal oscillator (or ceramic resonator) and ground lines, and, to the utmost effort, that the lines of oscillation circuit do not cross the lines of other circuits.

It is highly recommended to provide a printed circuit board art work surrounding X0, X1 pins and X0A, X1A pins with a ground area for stabilizing the operation.

It is highly recommended to evaluate the quartz/MCU or resonator/MCU system at the quartz or resonator manufacturer, especially when using low-Q resonators at higher frequencies.

13.8 Turn on sequence of power supply to A/D converter and analog inputs

It is required to turn the A/D converter power supply (AV_{CC}, AVRH, AVRL) and analog inputs (ANn) on after turning the digital power supply (V_{CC}) on.

It is also required to turn the digital power off after turning the A/D converter supply and analog inputs off. In this case, the voltage must not exceed AVRH or AV_{CC} (turning the analog and digital power supplies simultaneously on or off is acceptable).

13.9 Pin handling when not using the A/D converter


It is required to connect the unused pins of the A/D converter as $AV_{CC} = V_{CC}$, $AV_{SS} = AVRH = AVRL = V_{SS}$.

13.10 Notes on Power-on

To prevent malfunction of the internal voltage regulator, supply voltage profile while turning the power supply on should be slower than $50\mu s$ from 0.2 V to 2.7 V.



- *1: AV_{CC} and V_{CC} must be set to the same voltage. It is required that AV_{CC} does not exceed V_{CC} and that the voltage at the analog inputs does not exceed AV_{CC} neither when the power is switched on.
- *2: V_I and V_O should not exceed V_{CC} + 0.3 V. V_I should also not exceed the specified ratings. However if the maximum current to/from a input is limited by some means with external components, the I_{CLAMP} rating supersedes the V_I rating. Input/output voltages of standard ports depend on V_{CC}.
- *3: Applicable to all general purpose I/O pins (Pnn_m)
 - Use within recommended operating conditions.
 - Use at DC voltage (current)
 - The +B signal should always be applied a limiting resistance placed between the +B signal and the microcontroller.
 - The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
 - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the VCC pin, and this may affect other devices.
 - Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
 - Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage
 may not be sufficient to operate the Power reset (except devices with persistent low voltage reset in internal vector mode).
 - Sample recommended circuits:



*4: The maximum permitted power dissipation depends on the ambient temperature, the air flow velocity and the thermal conductance of the package on the PCB.

The actual power dissipation depends on the customer application and can be calculated as follows:

 $P_D = P_{IO} + P_{INT}$

 $P_{IO} = \Sigma (V_{OL} * I_{OL} + V_{OH} * I_{OH})$ (IO load power dissipation, sum is performed on all IO ports)

 $P_{INT} = V_{CC} * (I_{CC} + I_A)$ (internal power dissipation)

 I_{CC} is the total core current consumption into V_{CC} as described in the "3. DC characteristics" and depends on the selected operation mode and clock frequency and the usage of functions like Flash programming or the clock modulator. I_A is the analog current consumption into AV_{CC}.

- *5: Worst case value for a package mounted on single layer PCB at specified T_A without air flow.
- *6: Please contact Cypress for reliability limitations when using under these conditions.
- WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.



14.2 Recommended Operating Conditions

Parameter	Symbol	Value			Unit	Remarks
Parameter	Symbol	Min	Тур	Max	Unit	Remarks
Power supply voltage	V _{CC}	3.0	-	5.5	V	
Smoothing capacitor at C pin	C _S	3.5	4.7	15	μF	Use a X7R ceramic capacitor or a capacitor that has similar frequency characteristics

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.



Demonstern	O	Condition (at T _A)			Value		Value		Demarks
Parameter	arameter Symbol Condition (at T _A)		Тур	Мах	Unit	Remarks			
	I _{CCTPLL}	PLL Timer mode with CLKMC = 4MHz, CLKPLL = 48MHz	+25°C	1.3	1.8	mA			
	COTPLE	(CLKRC and CLKSC stopped)	+125°C	1.9	4.8	110 (
		Main Timer mode with CLKMC = 4MHz,	+25°C	0.11	0.2				
Power supply current in Timer modes*		SMCR:LPMSS = 0 (CLKPLL, CLKRC and CLKSC stopped. Voltage regulator in high power mode)	+125°C	0.63	3	mA			
	I _{CCTMAIN}	Main Timer mode with CLKMC = 4MHz,	+25°C	0.08	0.15				
		SMCR:LPMSS = 1 (CLKPLL,CLKRC and CLKSC stopped. Voltage regulator in low power mode)	+125°C	0.6	2.9	mA			
		RC Timer mode with CLKRC = 2MHz,	+25°C	0.1	0.2				
	Icctrch	SMCR:LPMSS = 0 (CLKMC, CLKPLL and CLKSC stopped. Voltage regulator in high power mode)	+125°C	0.63	3	mA			
		RC Timer mode with CLKRC = 2MHz, SMCR:LPMSS = 1	+25°C	0.07	0.15				
		(CLKMC, CLKPLL and CLKSC stopped. Voltage regulator in low power mode)	+125°C	0.6	2.9	mA			
Power supply current in		RC Timer mode with CLKRC = 100kHz, SMCR:LPMSS = 0	+25°C	0.06	0.15				
Timer modes*		(CLKMC, CLKPLL and CLKSC stopped. Voltage regulator in high power mode)	+125°C	0.56	2.95	mA			
	ICCTRCL	RC Timer mode with CLKRC = 100kHz, SMCR:I PMSS = 1	+25°C	0.03	0.1				
		(CLKMC, CLKPLL and CLKSC stopped. Voltage regulator in low power mode)	CLKSC stopped. Voltage		2.85	mA			
		Sub Timer mode with CLKSC = 32kHz	+25°C	0.035	0.1	mA			
	ICCTSUB	(CLKMC, CLKPLL and CLKRC stopped)	+125°C	0.53	2.85	III/A			


(T_A = -40°C to 125°C, V_{CC} = AV_{CC} = 3.0V to 5.5V, V_{SS} = AV_{SS} = 0V)



(T_A = -40°C to 125°C, V_{CC} = AV_{CC} = 3.0V to 5.5V, V_{SS} = AV_{SS} = 0V)

Power On Reset timing

Parameter	Symbol	Pin	Value			Value			Unit	Remarks
Farameter	Symbol Pin –		Min	Тур	Мах	Unit	Reliidiks			
Power on rise time	t _R	Vcc	0.05	-	30	ms				
Power off time	t _{OFF}	Vcc	1	-	-	ms				






External Input timing

Parameter	Symbol	Symbol Pin		Condition			Used Pin input function	
Falametei	Symbol	FIII	Condition	Min	Мах	Unit	Osed Pin input function	
		INTn(_R)		200		20	External Interrupt	
		NMI				ns	NMI	
Input pulse width	t _{INH}	Pnn_m				ns	General Purpose IO	
		TINn					Reload Timer	
		TTGn(_R)		2*t _{CLKP1} + 200 (t _{CLKP1} =1/f _{CLKP1})	—		PPG Trigger input	
		ADTG_R		CURPT WOLKPT			AD Converter Trigger	
		INn					Input Capture	

(T_A = -40°C to 125°C, V_{CC} = AV_{CC} = 3.0V to 5.5V, V_{SS} = AV_{SS} = 0V)

Note : Relocated Resource Inputs have same characteristics








14.5 Analog Digital Converter

Parameter	Symbol	Pin	Value				
			Min	Тур	Max	Unit	Remarks
Resolution	-	-	-	-	10	bit	
Total error	-	-	-	-	± 3	LSB	
Nonlinearity error	-	-	-	-	± 2.5	LSB	
Differential nonlinearity error	-	-	-	-	± 1.9	LSB	
Zero transition voltage	V _{OT}	ANn	AVRL-1.5 LSB	AVRL+ 0.5 LSB	AVRL + 2.5 LSB	V	
Full scale transition voltage	V _{FST}	ANn	AVRH - 3.5 LSB	AVRH - 1.5 LSB	AVRH + 0.5 LSB	V	
Comparo timo	-	-	1.0	-	16,500	μS	$4.5V \leq AV_{CC} \leq 5.5V$
Compare time			2.0	-	-	μS	$3.0V \leq AV_{CC} < 4.5V$
	-	-	0.5	-	-	μS	$4.5V \leq AV_{CC} \leq 5.5V$
Sampling time			1.2	-	-	μS	$3.0V \leq AV_{CC} < 4.5V$
Analog input leakage current (during conversion)	I _{AIN}	ANn	-1	-	+1	μA	$\begin{array}{l} T_A \leq 105 \ ^\circ C, \\ AV_{SS}, \ AVRL < V_I < AV_{CC}, \\ AVRH \end{array}$
			-1.2	-	+1.2	μA	105 °C < T _A \leq 125 °C, AV _{SS} , AVRL < V _I < AV _{CC} , AVRH
Analog input voltage range	V _{AIN}	ANn	AVRL	-	AVRH	V	
Reference voltage range	AVRH	AVRH	0.75 AVcc	-	AVcc	V	
	AVRL	AVRL	AV _{SS}	-	$0.25 \text{AV}_{\text{CC}}$	V	
Power supply current	Ι _Α	AVcc	-	2.5	5	mA	A/D Converter active
	I _{AH}	AVcc	-	-	5	μA	A/D Converter not operated
Reference voltage current	I _R	AVRH/AVR L	-	0.7	1	mA	A/D Converter active
	I _{RH}	AVRH/AVR L	-	-	5	μA	A/D Converter not operated
Offset between input channels	-	ANn	-	-	4	LSB	

(T_A = -40 °C to +125 °C, 3.0 V \leq AVRH - AVRL, V_{CC} = AV_{CC} = 3.0V to 5.5V, V_{SS} = AV_{SS} = 0V)

Note: The accuracy gets worse as |AVRH - AVRL| becomes smaller.






 $V_{OT}~$: Voltage at which digital output transits from "000_H" to "001_H." V_{FST} : Voltage at which digital output transits from "3FE_H" to "3FF_H."



Accuracy and setting of the A/D Converter sampling time

If the external impedance is too high or the sampling time too short, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting the A/D conversion precision.

To satisfy the A/D conversion precision, a sufficient sampling time must be selected. The required sampling time depends on the external driving impedance R_{ext} , the board capacitance of the A/D converter input pin C_{ext} and the AV_{cc} voltage level. The following replacement model can be used for the calculation:



 $\begin{array}{l} \mathsf{R}_{\text{ext}}: \text{ external driving impedance} \\ \mathsf{C}_{\text{ext}}: \text{ capacitance of PCB at A/D converter input} \\ \mathsf{C}_{\text{IN}}: \text{ capacitance of MCU input pin: 15pF (max)} \\ \mathsf{R}_{\text{ADC}}: \text{ resistance within MCU: } 2.6 \mathrm{k}\Omega \ (\text{max}) \text{ for } 4.5 \mathrm{V} \leq \mathrm{AV}_{\text{CC}} \leq 5.5 \mathrm{V} \\ 12 \mathrm{k}\Omega \ (\text{max}) \text{ for } 3.0 \mathrm{V} \leq \mathrm{AV}_{\text{CC}} < 4.5 \mathrm{V} \\ \mathsf{C}_{\text{ADC}}: \text{ sampling capacitance within MCU: } 10 \mathrm{pF} \ (\text{max}) \end{array}$

The sampling time should be set to minimum "7τ". The following approximation formula for the replacement model above can be used:


 $T_{samp} [min] = 7 \times (R_{ext} \times (C_{ext} + C_{IN}) + (R_{ext} + R_{ADC}) \times C_{ADC})$

- Do not select a sampling time below the absolute minimum permitted value ($0.5\mu s$ for $4.5V \le AV_{cc} \le 5.5V$; 1.2 μs for $3.0V \le AV_{cc} < 4.5V$).
- If the sampling time cannot be sufficient, connect a capacitor of about 0.1 µF to the analog input pin. In this case the internal sampling capacitance C_{ADC} will be charged out of this external capacitance.
- A big external driving impedance also adversely affects the A/D conversion precision due to the pin input leakage current I_{IL} (static current before the sampling switch) or the analog input leakage current I_{AIN} (total leakage current of pin input and comparator during sampling). The effect of the pin input leakage current I_{IL} cannot be compensated by an external capacitor.
- The accuracy gets worse as |AVRH AVRL| becomes smaller.



Low Voltage Detector Operation

In the following figure, the occurrence of a low voltage condition is illustrated. For a detailed description of the reset and startup behavior, please refer to the corresponding hardware manual chapter.





14.7 FLASH memory program/erase characteristics

(T_A = -40°C to 105°C, V_{CC} = AV_{CC} = 3.0V to 5.5V, V_{SS} = AV_{SS} = 0V)

Parameter	Value			Unit	Remarks	
Falanietei	Min	Тур	Max	Onit	Remarks	
Sector erase time	-	0.9	3.6	S	Without erasure pre-programming time	
Chip erase time	-	n*0.9	n*3.6	s	Without erasure pre-programming time (n is the number of Flash sector of the device)	
Word (16-bit width) programming time	-	23	370	us	Without overhead time for submitting write command	
Program/Erase cycle	10000	-	-	cycle		
Flash data retention time	20	-	-	year	*1	

*1: This value was converted from the results of evaluating the reliability of the technology (using Arrhenius equation to convert high temperature measurements into normalized value at 85°C)



17. Ordering Information

MCU with CAN controller

Part number	Flash/ROM	Subclock	Persistent Low Voltage Reset	Package
MB96F313YSB PMC-GSE2			Yes	
MB96F313RSB PMC-GSE1		No	No	
MB96F313RSB PMC-GSE2	Flash A (96KB)		No	48 pins Plastic LQFP (FPT-48P-M26)
MB96F313YWB PMC-GSE2		Yes	Yes	
MB96F313RWB PMC-GSE2			No	
MB96F315YSB PMC-GSE2		No	Yes	
MB96F315RSB PMC-GSE1			No	
MB96F315RSB PMC-GSE2	Flash A (160KB)		No	
MB96F315YWB PMC-GSE2		Yes	Yes	
MB96F315RWB PMC-GSE2			No	
MB96V300CRB-ES (for evaluation)	Emulated by ext. RAM	Yes	No	416 pin Plastic BGA (BGA-416P-M02)

MCU without CAN controller

Part number	Flash/ROM	Subclock	Persistent Low Voltage Reset	Package	
MB96F313ASB PMC-GSE2	Flash A (96KB)	No	No		
MB96F313AWB PMC-GSE2	Flash A (90KB)	Yes		48 pins Plastic LQFP (FPT-48P-M26)	
MB96F315ASB PMC-GSE2		No			
MB96F315AWB PMC-GSE2	Flash A (160KB)	Yes			