

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

⊡XFI

Product Status	Discontinued at Digi-Key
Core Processor	F <sup>2</sup> MC-16FX
Core Size	16-Bit
Speed	56MHz
Connectivity	CANbus, LINbus, SCI, UART/USART
Peripherals	DMA, LVD, LVR, POR, PWM, WDT
Number of I/O	36
Program Memory Size	96KB (96K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb96f313rsbpmc-gse2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## USART

- Full duplex USARTs (SCI/LIN)
- Wide range of baud rate settings using a dedicated reload timer
- Special synchronous options for adapting to different synchronous serial protocols
- LIN functionality working either as master or slave LIN device

### A/D converter

- SAR-type
- 10-bit resolution
- Signals interrupt on conversion end, single conversion mode, continuous conversion mode, stop conversion mode, activation by software, external trigger or reload timer

### **Reload Timers**

- 16-bit wide
- Prescaler with 1/2<sup>1</sup>, 1/2<sup>2</sup>, 1/2<sup>3</sup>, 1/2<sup>4</sup>, 1/2<sup>5</sup>, 1/2<sup>6</sup> of peripheral clock frequency
- Event count function

### **Free Running Timers**

Signals an interrupt on overflow, supports timer clear upon match with Output Compare (0, 4), Prescaler with 1, 1/2<sup>1</sup>, 1/2<sup>2</sup>, 1/2<sup>3</sup>, 1/2<sup>4</sup>, 1/2<sup>5</sup>, 1/2<sup>6</sup>, 1/2<sup>7</sup>, 1/2<sup>8</sup> of peripheral clock frequency

### **Input Capture Units**

- 16-bit wide
- Signals an interrupt upon external event
- Rising edge, falling edge or rising & falling edge sensitive

### **Output Compare Units**

- 16-bit wide
- Signals an interrupt when a match with 16-bit I/O Timer occurs
- A pair of compare registers can be used to generate an output signal.

### **Programmable Pulse Generator**

- 16-bit down counter, cycle and duty setting registers
- Interrupt at trigger, counter borrow and/or duty match
- PWM operation and one-shot operation
- Internal prescaler allows 1, 1/4, 1/16, 1/64 of peripheral clock as counter clock and Reload timer underflow as clock input
- Can be triggered by software or reload timer

### **Real Time Clock**

- Can be clocked either from sub oscillator (devices with part number suffix "W"), main oscillator or from the RC oscillator
- Facility to correct oscillation deviation of Sub clock or RC oscillator clock (clock calibration)
- Read/write accessible second/minute/hour registers
- Can signal interrupts every half second/second/minute/hour/day
- Internal clock divider and prescaler provide exact 1s clock

### **External Interrupts**

- Edge sensitive or level sensitive
- Interrupt mask and pending bit per channel
- Each available CAN channel RX has an external interrupt for wake-up
- Selected USART channels SIN have an external interrupt for wake-up

### Non Maskable Interrupt

- Disabled after reset
- Once enabled, can not be disabled other than by reset.
- Level high or level low sensitive
- Pin shared with external interrupt 0.

### I/O Ports

- Virtually all external pins can be used as general purpose I/O
- All push-pull outputs
- Bit-wise programmable as input/output or peripheral signal
- Bit-wise programmable input enable
- Bit-wise programmable input levels: Automotive / CMOS-Schmitt trigger / TTL
- Bit-wise programmable pull-up resistor
- Bit-wise programmable output driving strength for EMI optimization

### Packages

■ 48-pin plastic LQFP M26



Туре	Circuit	Remarks
F		Power supply input protection circuit
G		<ul> <li>A/D converter ref+ (AVRH) power supply input pin with protection circuit</li> <li>Flash devices do not have a protection circuit against VCC for pin AVRH</li> </ul>
н	Pout Pout Pout Nout Standby control for input shutdown Standby control for input shutdown Automotive input	<ul> <li>CMOS level output (programmable I<sub>OL</sub> = 5mA, I<sub>OH</sub> = -5mA and I<sub>OL</sub> = 2mA, I<sub>OH</sub> = -2mA)</li> <li>CMOS hysteresis input with input shutdown function</li> <li>Automotive input with input shutdown function</li> <li>Programmable pull-up resistor: 50kΩ approx.</li> </ul>
1	Pull-up control Pout Pout Nout Standby control for input shutdown Standby control for input shutdown Automotive input Analog input	<ul> <li>CMOS level output (programmable I<sub>OL</sub> = 5mA, I<sub>OH</sub> = -5mA and I<sub>OL</sub> = 2mA, I<sub>OH</sub> = -2mA)</li> <li>CMOS hysteresis input with input shutdown function</li> <li>Automotive input with input shutdown function</li> <li>Programmable pull-up resistor: 50kΩ approx.</li> <li>Analog input</li> </ul>



# 7. Memory Map

	MB96V300C		MB96(F)31x	
FF:FFFF <sub>H</sub> DE:0000 <sub>H</sub>	Emulation ROM		USER ROM / Reserved <sup>*4</sup>	
10:0000 <sub>H</sub>	External Bus		Reserved	
0F:E000 <sub>H</sub>	Boot-ROM		Boot-ROM	
0E:0000 <sub>H</sub>	Reserved			
02:0000 <sub>H</sub>	External RAM		Reserved	
01:0000 <sub>H</sub>	Internal RAM bank 1			
00:8000 <sub>H</sub>	ROM/RAM MIRROR		ROM/RAM MIRROR	
	Internal RAM	RAMSTART0*2	Internal RAM bank 0	
RAMSTART0*	bank 0		Reserved	
00:0C00 <sub>H</sub>	External Bus			
00:0380 <sub>H</sub>	Peripherals		Peripherals	
00:0180 <sub>H</sub>	GPR <sup>*1</sup>		GPR <sup>*1</sup>	
00:0100 <sub>H</sub>	DMA		DMA	
00:00F0 <sub>H</sub>	External Bus		Reserved	
00:0000 <sub>H</sub>	Peripheral		Peripheral	
*2: For RAMS *3: For EVA d *4: For details pages. The DMA area	evice, RAMSTARTO de about USER ROM are	ase refer to the table on the spends on the configuration a, see the ■ User ROM Me e device contains the corres	of the emulated device emory Map for Flash De	e. evices on the following



# 9. User ROM Memory Map for Flash Devices

Attensive mode CPU address         Eash memory mode address         Flash size gekByte         Flash size foxByte           FFFFFFu FF00000, BEPFFFu FE00000, BE00000, FE0FFFu, FD00000, BE0FFFFu, FD00000, BE0FFFFu, FD00000, BE0FFFFu, FD00000, BE0FFFFu, FD00000, BE0FFFFu, FD00000, BE0FFFFu, FD00000, BE0FFFFu, FD00000, BE0FFFFu, FD00000, BE0FFFFu, FD00000, BE0FFFFu, FD00000, BE0FFFFu, FD00000, BE0FFFFu, FD00000, BE0FFFFu, FD00000, BE0FFFFu, FD00000, BE0FFFFu, FD00000, BE0FFFFu, FD00000, BE0FFFFu, FD00000, BE0FFFFu, FD00000, BE0FFFFu, FD00000, BE0FFFFu, FD00000, BE0FFFFu, FD00000, BE0FFFFu, FD00000, BE0FFFFu, FD00000, BE0FFFFu, FD00000, BE0FFFFu, FD00000, BE0FFFFu, FD00000, BE0FFFFu, FD00000, BE0FFFFu, FD00000, BE0FFFFu, FD00000, BE0FFFFu, FD00000, BE0FFFFu, FD00000, BE0FFFFu, FD00000, BE0FFFFu, FD00000, BE0FFFFu, FD00000, BE0FFFFu, FD00000, BE0FFFFu, FD00000, BE0FFFFu, FD00000, BE0FFFFu, FD00000, BE0FFFFu, FD00000, BE0FFFFu, FD00000, BE0FFFFu, FD00000, BE0FFFFu, FD00000, BE0FFFFu, FD00000, BE0FFFFu, FD00000, BE0FFFFu, FD00000, BE0FFFFu, FD00000, BE0FFFFu, FD00000, BE0FFFFu, FD00000, BE0FFFFu, FD00000, BE0FFFFu, FD00000, BE0FFFFu, FD00000, BE0FFFFu, FD00000, BE0FFFFu, FD00000, BE0FFFFu, FD00000, BE0FFFFu, FD00000, FD00000, FE0FFFFU, FD00000, FD00000, FE0FFFFU, FD00000, FD00000, FD00000, FE0FFFFU, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000, FD00000,		MB96F313	MB96F315	
FF:0000, 3F:0000, 4       S39 - 64K       S39 - 64K         FE:FFFF, 3S:FFFFF, FFFF, FFFF, FFF, 3S:FFFF, SS:FFFF, SS:				
PE:FFFF,       3E:FFFF,         FD:FFFF,       3D:FFFF,         FD:FFFF,       3D:FFFF,         FD:FFFF,       3D:FFFF,         FD:FFF,       3D:FFFF,         FD:FFFF,       SD:FFFF,         FD:FFFF,       SD:FFFF,         FD:FFFF,       SD:FFFF,         FD:FD:FFF,       SAD:A:A:A:A:A:A:A:A:A:A:A:A:A:A:A:A:A:A:		 S39 - 64K	S39 - 64K	
FD:0000,1       3D:0000,1         FC:FFFF,1       3C:FFFF,1         FB:FFFF,1       3B:0000,1         FA:FFFF,1       3B:FFFF,1         FA:FFFF,1       3B:FFFF,1         FB:FFFF,1       3B:FFFF,1         FD:FFFF,1       3B:FFFF,1         FD:FFFF,1       3B:FFFF,1         FB:FFFF,1       SA:FFFF,1         FB:FFFF,1       SA:FFFF,1         FB:FFFF,1       SA:FFFF,1         FB:FFFF,1       SA:FFFF,1         FB:FFFF,1       FB:FFFF,1         FB:FFFF,1			S38 - 64K	Flash A
FC:0000,       3C:0000,         FB:FFFF,       3B:FFFF,         FA:FFFF,       3A:FFFF,         FA:FFFF,       3B:FFFF,         FB:0000,       3B:0000,         FB:FFFF,       3B:FFFF,         FF:FFFF,       3B:FFFF,         FF:FFFF,       3B:FFFF,         F7:FFFF,       3B:FFFF,         F7:FFFF,       3B:FFFF,         F7:FFFF,       3B:FFFF,         F5:FFFF,       3B:FFFF,         F4:FFFF,       3B:FFFF,         F4:FFFF,       3B:FFFF,         F4:FFFF,       3B:FFFF,         F2:FFFF,       3B:FFFF,         F2:FFFF,       3B:FFFF,         F2:FFFF,       3B:FFFF,         F1:FFFF,       1F:FFFF,         F1:FFFFF,       1F:FFFF,         F1:F		 1		
FB:0000, 38:0000, FF,FF,F,F,F,F,F,F,F,F,F,F,F,F,F,F,			-	
FA:0000, 3A:0000, 1         F9:FFFF, 39:FFFF, 39:000, 39:0000, 1         F8:FFFF, 39:000, 39:0000, 1         F8:FFFF, 39:000, 39:0000, 1         F7:0000, 39:0000, 1         F6:FFFF, 39:000, 39:0000, 1         F6:FFFF, 39:000, 39:0000, 1         F6:FFFF, 39:0000, 39:0000, 1         F6:FFFF, 39:000, 39:0000, 1         F6:FFFF, 39:000, 39:0000, 1         F6:FFFF, 39:000, 39:0000, 1         F6:FFFF, 39:000, 39:0000, 1         F4:FFFF, 39:000, 39:0000, 1         F2:FFFF, 39:000, 39:0000, 1         F1:FFFF, 39:000, 39:0000, 1         F1:FFFF, 1         F1:FFFF, 1         F1:FFFF, 1         F1:FFFF, 1         F1:FFFF, 1         F1:FFFF, 1         F1:SPFFF, 1         F1:SPFFF, 1         F1:SPFF, 1         F1:SPFF, 1         F1:SPFF, 1         F1:SPIFF, 1         F1:SPIFF, 1         F1:SPIFF, 1         F1:SPIFF, 1         F1:SPIFF, 1         F1:SPIFF, 1         F1:SPIFFF, 1         F1:SPIFFF, 1     <		 1		
F9:0000, 38:000, F         F8:FFFF, 38:FFFF, F, F         F7:000, 38:000, 37:000, F         F7:FFF, 37:FFF, F, F         F7:000, 37:000, 37:000, F         F6:FFFF, 38:FFFF, F, F         F6:000, 38:000, F         F6:FFFF, 33:FFFF, F, F         F6:000, 38:000, F         F6:FFFF, 33:FFFF, F, F         F7:000, 32:000, 33:000, F         F2:FFFF, 33:FFFF, F, F         F3:000, 33:000, 33:000, F         F2:FFFF, 33:FFFF, F, F         F3:000, 33:000, 33:000, F         F2:FFFF, 33:FFFF, F, F         F2:000, 32:000, 33:000, F         F2:FFFF, 33:FFFF, F, F         F2:000, 33:000, F         F1:000, 31:000, 30:000, F         F0:000, 30:000, F         F1:000, 31:000, F         F1:000, 1F:000, 1F:000, SA3:000, F         F1:000, 1F:000, 1F:000, SA3:0K         F1:000, 1F:000, 1F:000, 1F:000, SA1:0K         SA1:0K         SA1:0K         SA1:0K         SA1:0K         SA1:0K         SA1:0K         SA1:0K         S		1		
F8:0000, 38:000, F         F7:FFFF, 33:FFFF, F         F6:FFFF, 33:FFFF, 50:000, 36:000, H         F6:FFFF, 33:FFFF, F         F5:000, 35:000, H         F2:FFFF, 33:FFFF, F         F3:000, 33:000, H         F2:FFFF, 33:FFFF, 33:FFFF, H         F2:FFFF, 33:FFFF, 13:FFFF, H         F2:FFFF, 33:FFFF, 13:FFFF, H         F2:000, 30:000, H         F2:FFFF, 33:FFFF, H         F2:FFFF, 33:FFFF, H         F2:FFFF, 33:FFFF, H         F1:FFFF, 33:FFFF, H         F2:000, 30:000, H         F2:000, 30:000, H         F1:FFFF, 13:FFFF, H         F1:FFFF, 13:FFFF, H         F1:FFFF, 13:FFFF, H         F1:0000, 11:F:0000, H         F2:0000, 11:F:0000, H         SA3 - 8K         DF:9FFF, 11:F:SFFF, H         F1:9FFF, 11:F:SFFF, H         F1:9FFF, 11:F:SFFF, H         SA1 - 8K         DF:9FFF, 11:F:SFFF, SA1 - 8K         DF:9FFF, 11:F:SFFF, 11:F:SFFF, SA1 - 8K         DF:9FFF, 11:F:SFFF, 11:F:SFFF, SA1 - 8K         DF:9FFF, 11:F:SFFF, 11:F:SFFF		 1		
F7:0000,i       37:0000,i         F6:FFFF,i       36:FFFF,i,i         F6:0000,i       36:0000,i         F5:FFFF,i       35:FFFF,i,i         F3:0000,i       35:0000,i         F4:FFFF,i       35:FFFF,i,i         F3:0000,i       33:0000,i         F3:FFFF,i       33:FFFF,i,i         F3:0000,i       33:0000,i         F2:FFFF,i       32:FFFF,i,i         F2:0000,i       30:0000,i         F2:0000,i       30:0000,i         F1:FFFF,i       30:FFFF,i,i         F2:0000,i       30:0000,i         F0:FFFF,i       30:FFFF,i,i         F2:0000,i       30:0000,i         F0:FFFF,i       30:FFFF,i         F1:FFFF,i       30:FFFF,i         F1:FFFF,i       15:7FFF,i         F1:FFFF,i       15:7FFF,i         F1:6000,i       15:8000,i         F1:6000,i       15:8000,i         F1:6000,i       15:8000,i         F1:6000,i       15:8000,i         F1:6000,i       15:8000,i         F1:6000,i       15:8000,i         F1:8000,i       15:8000,i         F1:8000,i       15:8000,i         F1:8000,i       15:8000,i				
F6:0000,H       36:0000,H       Reserved       Reserved         F5:FFFF,H       35:FFFF,H       F3:FFFF,H       F3:FFFF,H         F4:0000,H       34:0000,H       F3:FFFF,H       F3:FFFF,H         F3:FFFF,H       33:FFFF,H       F3:FFFF,H       F3:FFFF,H         F3:0000,H       33:0000,H       F3:FFFF,H       F3:FFFF,H         F2:FFFF,H       32:FFFF,H       F3:2000,H       F4:FFFF,H         F2:0000,H       32:0000,H       F4:FFFF,H       F5:000,H         F0:FFFFF,H       31:1000,H       F4:FFFF,H       F5:000,H         F0:FFFF,H       30:0000,H       F4:FFFF,H       F5:FFF,H         DF:3000,H       50:000,H       F4:FFF,H       F5:FFF,H         DF:3000,H       F4:F6000,H       F4:FFF,H       F4:F5:FFF,H         DF:3000,H       F4:F6:FFF,H       F5:FFFH,H       F5:FFFH,H         DF:3000,H       F5:FFFH,H       F5:FFFH,H       F5:FFFH,H         DF:3000,H       F5:FFFH,H       F5:FFFH,H       F5:FFFH,H         DF:3000,H       F5:FFFH,H       F5:FFFH,H       F5:FFFH,H         DF:3000,H       F5:FFFH,H       F5:FFFH,H       F5:FFFH,H         DF:1FFFFH,H       1F:1FFFH,H       SA0 - 8K *1       SA0 - 8K *1 <tr< td=""><td></td><td></td><td></td><td></td></tr<>				
F5:FFFFH       35:FFFFH         F4:FFFFH       34:FFFFH         F4:F000H       34:0000H         F3:FFFFH       33:FFFFH         F3:000H       33:0000H         F3:FFFFH       32:FFFFH         F3:000H       33:0000H         F2:FFFFH       32:FFFFH         F2:000H       32:0000H         F1:FFFFH       32:FFFFH         F2:000H       32:0000H         F0:FFFFH       32:FFFFH         F1:000H       31:0000H         F0:FFFFH       30:FFFFH         F1:000H       30:0000H         E0:FFFFH       30:FFFFH         F1:000H       30:000H         E0:FFFFH       1F:7FFFH         DF:8000H       F1:6000H         F1:F0H       1F:5FFFH         DF:95FFFH       1F:5FFFH         DF:95FFFH       1F:5FFFH         DF:3000H       SA1 - 8K         DF:3000H       1F:2000H         SA1 - 8K       SA1 - 8K         DF:17FFFH       1F:17FFFH         DF:17FFFH       1F:17FFFH         DF:17FFFH       1F:17FFFH         DF:17FFFH       1F:17FFFH         DF:17FFFH       1F:10000H         DF:		 Reserved		
F4:0000, 34:0000, 33:000, 33:000, 33:000, 33:000, F         F2:FFFF, 33:FFFF, F, F2:000, 32:0000, F         F1:FFFF, 31:FFFF, F1:000, 31:0000, F         F0:FFFFF, 30:FFFF, F1:000, 31:0000, F         F0:FFFFF, 30:000, 30:000, F         F0:FFFFF, 30:000, 10:000, F         F0:FFFFF, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:000, 10:0000, 10:0000, 10:0000, 10:0000, 10:000, 10:000, 10:000		 	Reserved	
F3:0000, 33:0000, 33:0000, 33:0000, 32:0000, 32:0000, 32:0000, 32:0000, 31:0000, 31:0000, 31:0000, 31:0000, 30:0000, 30:0000, 00:000, 30:0000, 00:000, 30:0000, 00:000, 30:0000, 00:000, 30:0000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:000, 00:0				
F2:0000н       32:0000н         F1:FFFFH       31:FFFFH         F1:0000H       31:0000H         F0:FFFFH       30:FFFFH         F0:0000H       30:0000H         E0:FFFFH       30:FFFFH         DF:8000H       DF:S000H         DF:76FFFH       1F:7FFFH         DF:8000H       SA3 - 8K         DF:76FFFH       1F:7FFFH         DF:3000H       SA3 - 8K         DF:5FFFFH       1F:5FFFH         DF:3FFFFH       1F:5FFFH         DF:3FFFFH       1F:3FFFH         DF:2000H       1F:2000H         DF:2000H       1F:2000H         DF:2000H       1F:1FFFH         DF:2000H       1F:2000H         DF:2000H       1F:2000H         DF:2000H       1F:2000H         DF:2000H       1F:2000H         DF:2000H       1F:2000H         DF:2000H       1F:2000H <td< td=""><td></td><td></td><td></td><td></td></td<>				
F1:0000 <sub>H</sub> 31:0000 <sub>H</sub> F0:FFFF <sub>H</sub> 30:FFFF <sub>H</sub> F0:FFFF <sub>H</sub> 30:0000 <sub>H</sub> E0:FFFF <sub>H</sub> Term         DF:FFFF <sub>H</sub> DF:S000 <sub>H</sub> DF:7FFF <sub>H</sub> 1F:7FFF <sub>H</sub> DF:3000 <sub>H</sub> SA3 - 8K         DF:6000 <sub>H</sub> 1F:5000 <sub>H</sub> DF:5FFF <sub>H</sub> 1F:5FFF <sub>H</sub> SA2 - 8K       SA2 - 8K         DF:3FFF <sub>H</sub> 1F:5FFF <sub>H</sub> DF:3FFF <sub>H</sub> 1F:3FFF <sub>H</sub> SA1 - 8K       SA1 - 8K         DF:1FFF <sub>H</sub> 1F:1FFF <sub>H</sub> DF:2000 <sub>H</sub> 1F:2000 <sub>H</sub> SA0 - 8K *1       SA0 - 8K *1				
F0:0000H       30:0000H         E0:FFFFH       E0:FFFFH         DF:FFFFH       DF:8000H         DF:7FFFH       1F:7FFFH         DF:8000H       1F:6000H         DF:5FFFH       1F:5FFFH         DF:3FFFFH       1F:5FFFH         DF:3FFFFH       1F:5FFFH         DF:3FFFH       1F:3FFFH         DF:3FFFH       1F:3FFFH         DF:2000H       1F:2000H         DF:2000H       1F:1FFFH         DF:1FFFH       1F:1FFFH         DF:1FFFH       1F:1FFFH         DF:2000H       1F:2000H         DF:2000H       1F:2000H         DF:2000H       1F:1FFFH         DF:2000H       1F:1FFFH         DF:2000H       1F:1FFFH         DF:2000H       1F:2000H         DF:2000H       1F:2000H         DF:2000H       1F:2000H         DF:2000H       1F:2000H         DF:2000H       1F:2000H         DF:2000H       1F:2000H		_		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $				
DF:8000 <sub>H</sub> SA3 - 8K         SA2 - 8K         SA2 - 8K         SA1 - 8K         SA0 - 8K *1	E0:FFFF <sub>H</sub>	_		
$ \begin{array}{ c c c c c c } \hline DF:7FFF_{H} & 1F:7FFF_{H} & SA3 - 8K & SA3 - 8K \\ \hline DF:6000_{H} & 1F:6000_{H} & SA2 - 8K & SA2 - 8K \\ \hline DF:5FFF_{H} & 1F:5FFF_{H} & SA2 - 8K & SA2 - 8K \\ \hline DF:3FFF_{H} & 1F:3FFF_{H} & SA1 - 8K & SA1 - 8K \\ \hline DF:2000_{H} & 1F:2000_{H} & SA0 - 8K & SA1 - 8K \\ \hline DF:1FFF_{H} & 1F:1FFF_{H} & SA0 - 8K & 1 \\ \hline DF:0000_{H} & 1F:0000_{H} & SA0 - 8K & 1 \\ \hline DE:FFFF_{H} & 0F:0000_{H} & 0F:000_{H} & 0F:0000_{$	DF:FFFF <sub>H</sub>	 -1	-	
DF:6000 <sub>H</sub> 1F:6000 <sub>H</sub> SA3 - 6K         SA3 - 6K         SA3 - 6K           DF:5FFF <sub>H</sub> 1F:5FFF <sub>H</sub> SA2 - 8K         SA2 - 8K         SA2 - 8K           DF:3FFF <sub>H</sub> 1F:3FFF <sub>H</sub> SA1 - 8K         SA1 - 8K         Flash A           DF:2000 <sub>H</sub> 1F:2000 <sub>H</sub> SA1 - 8K         SA1 - 8K         Flash A           DF:1FFF <sub>H</sub> 1F:1FFF <sub>H</sub> SA0 - 8K *1         SA0 - 8K *1         SA0 - 8K *1				_
DF:4000 <sub>H</sub> 1F:4000 <sub>H</sub> SA2 - or         SA2 - or         SA2 - or           DF:3FFF <sub>H</sub> 1F:3FFF <sub>H</sub> SA1 - 8K         SA1 - 8K         Flash A           DF:2000 <sub>H</sub> 1F:2000 <sub>H</sub> SA0 - 8K *1         SA0 - 8K *1         SA0 - 8K *1           DF:0000 <sub>H</sub> 1F:0000 <sub>H</sub> SA0 - 8K *1         SA0 - 8K *1         SA0 - 8K *1		SA3 - 8K	SA3 - 8K	
DF:3FFF <sub>H</sub> 1F:3FFF <sub>H</sub> SA1 - 8K         SA1 - 8K           DF:2000 <sub>H</sub> 1F:2000 <sub>H</sub> SA0 - 8K         SA1 - 8K           DF:1FFF <sub>H</sub> 1F:1FFF <sub>H</sub> SA0 - 8K *1         SA0 - 8K *1           DE:FFFF <sub>H</sub> 1F:0000 <sub>H</sub> SA0 - 8K *1         SA0 - 8K *1		 SA2 - 8K	SA2 - 8K	Elash A
DF:0000 <sub>H</sub> 1F:0000 <sub>H</sub> SAU - 8K SAU - 8K		SA1 - 8K	SA1 - 8K	I IdSII A
DE:FFFF <sub>H</sub> Reserved Reserved		SA0 - 8K <sup>*1</sup>	SA0 - 8K <sup>*1</sup>	
		Reserved	Reserved	
DE:0000 <sub>H</sub>	DE:0000 <sub>H</sub>			



# I/O map MB96(F)315x (Sheet 6 of 22)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000104 <sub>H</sub>	DMA0 - I/O register address pointer low byte	IOAL0	IOA0	R/W
000105 <sub>H</sub>	DMA0 - I/O register address pointer high byte	IOAH0		R/W
000106 <sub>H</sub>	DMA0 - Data counter low byte	DCTL0	DCT0	R/W
000107 <sub>H</sub>	DMA0 - Data counter high byte	DCTH0		R/W
000108 <sub>H</sub>	DMA1 - Buffer address pointer low byte	BAPL1		R/W
000109 <sub>H</sub>	DMA1 - Buffer address pointer middle byte	BAPM1		R/W
00010A <sub>H</sub>	DMA1 - Buffer address pointer high byte	BAPH1		R/W
00010B <sub>H</sub>	DMA1 - DMA control register	DMACS1		R/W
00010C <sub>H</sub>	DMA1 - I/O register address pointer low byte	IOAL1	IOA1	R/W
00010D <sub>H</sub>	DMA1 - I/O register address pointer high byte	IOAH1		R/W
00010E <sub>H</sub>	DMA1 - Data counter low byte	DCTL1	DCT1	R/W
00010F <sub>H</sub>	DMA1 - Data counter high byte	DCTH1		R/W
000110 <sub>H</sub>	DMA2 - Buffer address pointer low byte	BAPL2		R/W
000111 <sub>H</sub>	DMA2 - Buffer address pointer middle byte	BAPM2		R/W
000112 <sub>H</sub>	DMA2 - Buffer address pointer high byte	BAPH2		R/W
000113 <sub>H</sub>	DMA2 - DMA control register	DMACS2		R/W
000114 <sub>H</sub>	DMA2 - I/O register address pointer low byte	IOAL2	IOA2	R/W
000115 <sub>H</sub>	DMA2 - I/O register address pointer high byte	IOAH2		R/W
000116 <sub>H</sub>	DMA2 - Data counter low byte	DCTL2	DCT2	R/W
000117 <sub>H</sub>	DMA2 - Data counter high byte	DCTH2		R/W
000118 <sub>H</sub>	DMA3 - Buffer address pointer low byte	BAPL3		R/W
000119 <sub>H</sub>	DMA3 - Buffer address pointer middle byte	BAPM3		R/W
00011A <sub>H</sub>	DMA3 - Buffer address pointer high byte	BAPH3		R/W
00011B <sub>H</sub>	DMA3 - DMA control register	DMACS3		R/W
00011C <sub>H</sub>	DMA3 - I/O register address pointer low byte	IOAL3	IOA3	R/W
00011D <sub>H</sub>	DMA3 - I/O register address pointer high byte	IOAH3		R/W
00011E <sub>H</sub>	DMA3 - Data counter low byte	DCTL3	DCT3	R/W
00011F <sub>H</sub>	DMA3 - Data counter high byte	DCTH3		R/W
000120 <sub>H</sub> - 00017F <sub>H</sub>	Reserved			-



## I/O map MB96(F)315x (Sheet 14 of 22)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
0004ED <sub>H</sub>	CAL - Duration Timer Data Register High	CUTDH		R/W
0004EE <sub>H</sub>	CAL - Calibration Timer Register 2 Low	CUTR2L	CUTR2	R
0004EF <sub>H</sub>	CAL - Calibration Timer Register 2 High	CUTR2H		R
0004F0 <sub>H</sub>	CAL - Calibration Timer Register 1 Low	CUTR1L	CUTR1	R
0004F1 <sub>H</sub>	CAL - Calibration Timer Register 1 High	CUTR1H		R
0004F2 <sub>H</sub> - 0004F9 <sub>H</sub>	Reserved			-
0004FA <sub>H</sub>	RLT - Timer input select (for Cascading)	TMISR		R/W
0004FB <sub>H</sub> -00 04FF <sub>H</sub>	Reserved			-
000500 <sub>H</sub>	FRT2 - Data register of free-running timer		TCDT2	R/W
000501 <sub>H</sub>	FRT2 - Data register of free-running timer			R/W
000502 <sub>H</sub>	FRT2 - Control status register of free-running timer Low	TCCSL2	TCCS2	R/W
000503 <sub>H</sub>	FRT2 - Control status register of free-running timer High	TCCSH2		R/W
000504 <sub>H</sub>	FRT3 - Data register of free-running timer		TCDT3	R/W
000505 <sub>H</sub>	FRT3 - Data register of free-running timer			R/W
000506 <sub>H</sub>	FRT3 - Control status register of free-running timer Low	TCCSL3	TCCS3	R/W
000507 <sub>H</sub>	FRT3 - Control status register of free-running timer High	TCCSH3		R/W
000508 <sub>H</sub> - 000513 <sub>H</sub>	Reserved			-
000514 <sub>H</sub>	ICU8/ICU9 - Control Status Register	ICS89		R/W
000515 <sub>H</sub>	ICU8/ICU9 - Edge Register	ICE89		R/W
000516 <sub>H</sub>	ICU8 - Capture Register Low	IPCPL8	IPCP8	R
000517 <sub>H</sub>	ICU8 - Capture Register High	IPCPH8		R
000518 <sub>H</sub>	ICU9 - Capture Register Low	IPCPL9	IPCP9	R
000519 <sub>H</sub>	ICU9 - Capture Register High	IPCPH9		R
00051A <sub>H</sub>	ICU10/ICU11 - Control Status Register	ICS1011		R/W
00051B <sub>H</sub>	ICU10/ICU11 - Edge Register	ICE1011		R/W
00051C <sub>H</sub>	ICU10 - Capture Register Low	IPCPL10	IPCP10	R
00051D <sub>H</sub>	ICU10 - Capture Register High	IPCPH10		R
00051E <sub>H</sub>	ICU11 - Capture Register Low	IPCPL11	IPCP11	R
00051F <sub>H</sub>	ICU11 - Capture Register High	IPCPH11		R



## I/O map MB96(F)315x (Sheet 15 of 22)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000520 <sub>H</sub> - 00053D <sub>H</sub>	Reserved			-
00053E <sub>H</sub>	USART7 - Serial Mode Register	SMR7		R/W
00053F <sub>H</sub>	USART7 - Serial Control Register	SCR7		R/W
000540 <sub>H</sub>	USART7 - Serial TX Register	TDR7		W
000540 <sub>H</sub>	USART7 - Serial RX Register	RDR7		R
000541 <sub>H</sub>	USART7 - Serial Status Register	SSR7		R/W
000542 <sub>H</sub>	USART7 - Ext. Control/Com. Register	ECCR7		R/W
000543 <sub>H</sub>	USART7 - Ext. Status Com. Register	ESCR7		R/W
000544 <sub>H</sub>	USART7 - Baud Rate Generator Register Low	BGRL7	BGR7	R/W
000545 <sub>H</sub>	USART7 - Baud Rate Generator Register High	BGRH7		R/W
000546 <sub>H</sub>	USART7 - Extended Serial Interrupt Register	ESIR7		R/W
000547 <sub>H</sub>	Reserved			-
000548 <sub>H</sub>	USART8 - Serial Mode Register	SMR8		R/W
000549 <sub>H</sub>	USART8 - Serial Control Register	SCR8		R/W
00054A <sub>H</sub>	USART8 - Serial TX Register	TDR8		W
00054A <sub>H</sub>	USART8 - Serial RX Register	RDR8		R
00054B <sub>H</sub>	USART8 - Serial Status Register	SSR8		R/W
00054C <sub>H</sub>	USART8 - Ext. Control/Com. Register	ECCR8		R/W
00054D <sub>H</sub>	USART8 - Ext. Status Com. Register	ESCR8		R/W
00054E <sub>H</sub>	USART8 - Baud Rate Generator Register Low	BGRL8	BGR8	R/W
00054F <sub>H</sub>	USART8 - Baud Rate Generator Register High	BGRH8		R/W
000550 <sub>H</sub>	USART8 - Extended Serial Interrupt Register	ESIR8		R/W
000551 <sub>H</sub> - 000563 <sub>H</sub>	Reserved			-
000564 <sub>H</sub>	PPG6 - Timer register		PTMR6	R
000565 <sub>H</sub>	PPG6 - Timer register			R
000566 <sub>H</sub>	PPG6 - Period setting register		PCSR6	W
000567 <sub>H</sub>	PPG6 - Period setting register			W
000568 <sub>H</sub>	PPG6 - Duty cycle register		PDUT6	W
000569 <sub>H</sub>	PPG6 - Duty cycle register			W



## I/O map MB96(F)315x (Sheet 17 of 22)

Address	Register	Abbreviation 8-bit access	Abbreviation 16-bit access	Access
000588 <sub>H</sub> - 000597 <sub>H</sub>	Reserved			-
000598 <sub>H</sub>	PPG15-PPG12 - General Control register 1 Low	GCN1L3	GCN13	R/W
000599 <sub>H</sub>	PPG15-PPG12 - General Control register 1 High	GCN1H3		R/W
00059A <sub>H</sub>	PPG15-PPG12 - General Control register 2 Low	GCN2L3	GCN23	R/W
00059B <sub>H</sub>	PPG15-PPG12 - General Control register 2 High	GCN2H3		R/W
00059C <sub>H</sub>	PPG12 - Timer register		PTMR12	R
00059D <sub>H</sub>	PPG12 - Timer register			R
00059E <sub>H</sub>	PPG12 - Period setting register		PCSR12	W
00059F <sub>H</sub>	PPG12 - Period setting register			W
0005A0 <sub>H</sub>	PPG12 - Duty cycle register		PDUT12	W
0005A1 <sub>H</sub>	PPG12 - Duty cycle register			W
0005A2 <sub>H</sub>	PPG12 - Control status register Low	PCNL12	PCN12	R/W
0005A3 <sub>H</sub>	PPG12 - Control status register High	PCNH12		R/W
0005A4 <sub>H</sub> - 0005AB <sub>H</sub>	Reserved			-
0005AC <sub>H</sub>	PPG14 - Timer register		PTMR14	R
0005AD <sub>H</sub>	PPG14 - Timer register			R
0005AE <sub>H</sub>	PPG14 - Period setting register		PCSR14	W
0005AF <sub>H</sub>	PPG14 - Period setting register			W
0005B0 <sub>H</sub>	PPG14 - Duty cycle register		PDUT14	W
0005B1 <sub>H</sub>	PPG14 - Duty cycle register			W
0005B2 <sub>H</sub>	PPG14 - Control status register Low	PCNL14	PCN14	R/W
0005B3 <sub>H</sub>	PPG14 - Control status register High	PCNH14		R/W
0005B4 <sub>H</sub> - 0005BB <sub>H</sub>	Reserved			-
0005BC <sub>H</sub>	PPG19-PPG16 - General Control register 1 Low	GCN1L4	GCN14	R/W
0005BD <sub>H</sub>	PPG19-PPG16 - General Control register 1 High	GCN1H4		R/W
0005BE <sub>H</sub>	PPG19-PPG16 - General Control register 2 Low	GCN2L4	GCN24	R/W
0005BF <sub>H</sub>	PPG19-PPG16 - General Control register 2 High	GCN2H4		R/W
0005C0 <sub>H</sub>	PPG16 - Timer register		PTMR16	R
0005C1 <sub>H</sub>	PPG16 - Timer register			R






Vector number	Offset in vector table	Vector name	Cleared by DMA	Index in ICR to program	Description
73	2D8 <sub>H</sub>	OCU6	Yes	73	Output Compare Unit 6
74	2D4 <sub>H</sub>	OCU7	Yes	74	Output Compare Unit 7
75	2D0 <sub>H</sub>				Reserved
76	2CC <sub>H</sub>				Reserved
77	2C8 <sub>H</sub>	FRT0	Yes	77	Free Running Timer 0
78	2C4 <sub>H</sub>	FRT1	Yes	78	Free Running Timer 1
79	2C0 <sub>H</sub>	FRT2	Yes	79	Free Running Timer 2
80	2BC <sub>H</sub>	FRT3	Yes	80	Free Running Timer 3
81	2B8 <sub>H</sub>	RTC0	No	81	Real Timer Clock
82	2B4 <sub>H</sub>	CAL0	No	82	Clock Calibration Unit
83	2B0 <sub>H</sub>				Reserved
84	2AC <sub>H</sub>	ADC0	Yes	84	A/D Converter
85	2A8 <sub>H</sub>	LINR2	Yes	85	LIN USART 2 RX
86	2A4 <sub>H</sub>	LINT2	Yes	86	LIN USART 2 TX
87	2A0 <sub>H</sub>				Reserved
88	29C <sub>H</sub>				Reserved
89	298 <sub>H</sub>	LINR7	Yes	89	LIN USART 7 RX
90	294 <sub>H</sub>	LINT7	Yes	90	LIN USART 7 TX
91	290 <sub>H</sub>	LINR8	Yes	91	LIN USART 8 RX
92	28C <sub>H</sub>	LINT8	Yes	92	LIN USART 8 TX
93	288 <sub>H</sub>	FLASH_A	No	93	Flash memory A (only Flash devices)



- \*1: AV<sub>CC</sub> and V<sub>CC</sub> must be set to the same voltage. It is required that AV<sub>CC</sub> does not exceed V<sub>CC</sub> and that the voltage at the analog inputs does not exceed AV<sub>CC</sub> neither when the power is switched on.
- \*2: V<sub>I</sub> and V<sub>O</sub> should not exceed V<sub>CC</sub> + 0.3 V. V<sub>I</sub> should also not exceed the specified ratings. However if the maximum current to/from a input is limited by some means with external components, the I<sub>CLAMP</sub> rating supersedes the V<sub>I</sub> rating. Input/output voltages of standard ports depend on V<sub>CC</sub>.
- \*3: Applicable to all general purpose I/O pins (Pnn\_m)
  - Use within recommended operating conditions.
  - Use at DC voltage (current)
  - The +B signal should always be applied a limiting resistance placed between the +B signal and the microcontroller.
  - The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
  - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the VCC pin, and this may affect other devices.
  - Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
  - Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage
    may not be sufficient to operate the Power reset (except devices with persistent low voltage reset in internal vector mode).
  - Sample recommended circuits:



\*4: The maximum permitted power dissipation depends on the ambient temperature, the air flow velocity and the thermal conductance of the package on the PCB.

The actual power dissipation depends on the customer application and can be calculated as follows:

 $P_D = P_{IO} + P_{INT}$ 

 $P_{IO} = \Sigma (V_{OL} * I_{OL} + V_{OH} * I_{OH})$  (IO load power dissipation, sum is performed on all IO ports)

 $P_{INT} = V_{CC} * (I_{CC} + I_A)$  (internal power dissipation)

 $I_{CC}$  is the total core current consumption into  $V_{CC}$  as described in the "3. DC characteristics" and depends on the selected operation mode and clock frequency and the usage of functions like Flash programming or the clock modulator.  $I_A$  is the analog current consumption into AV<sub>CC</sub>.


- \*5: Worst case value for a package mounted on single layer PCB at specified T<sub>A</sub> without air flow.
- \*6: Please contact Cypress for reliability limitations when using under these conditions.
- WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.



Demonstern	O	Condition (at T <sub>A</sub> )		Va	lue	11	Demarka
Parameter	Symbol					Unit	Remarks
	I <sub>CCTPLL</sub>	PLL Timer mode with CLKMC = 4MHz, CLKPLL = 48MHz	+25°C	1.3	1.8	mA	
	COTPLE	(CLKRC and CLKSC stopped)	+125°C	1.9	4.8	110 (	
		Main Timer mode with CLKMC = 4MHz,	+25°C	0.11	0.2		
Power supply current in Timer modes*		SMCR:LPMSS = 0 (CLKPLL, CLKRC and CLKSC stopped. Voltage regulator in high power mode)	+125°C	0.63	3	mA	
	I <sub>CCTMAIN</sub>	Main Timer mode with CLKMC = 4MHz,	+25°C	0.08	0.15		
		SMCR:LPMSS = 1 (CLKPLL,CLKRC and CLKSC stopped. Voltage regulator in low power mode)	+125°C	0.6	2.9	mA	
	I <sub>CCTRCH</sub>	RC Timer mode with CLKRC = 2MHz,	+25°C	0.1	0.2		
		SMCR:LPMSS = 0 (CLKMC, CLKPLL and CLKSC stopped. Voltage regulator in high power mode)	+125°C	0.63	3	mA	
		RC Timer mode with CLKRC = 2MHz, SMCR:LPMSS = 1	+25°C	0.07	0.15		
		(CLKMC, CLKPLL and CLKSC stopped. Voltage regulator in low power mode)	+125°C	0.6	2.9	mA	
Power supply current in		RC Timer mode with CLKRC = 100kHz, SMCR:LPMSS = 0	+25°C	0.06	0.15		
Timer modes*		(CLKMC, CLKPLL and CLKSC stopped. Voltage regulator in high power mode)	+125°C	0.56	2.95	mA	
	ICCTRCL	RC Timer mode with CLKRC = 100kHz, SMCR:LPMSS = 1	+25°C	0.03	0.1		
		(CLKMC, CLKPLL and CLKSC stopped. Voltage regulator in low power mode)	+125°C	0.53	2.85	mA	
		Sub Timer mode with CLKSC = 32kHz	+25°C	0.035	0.1	mA	
	ICCTSUB	(CLKMC, CLKPLL and CLKRC stopped)	+125°C	0.53	2.85	III/A	

(T<sub>A</sub> = -40°C to 125°C, V<sub>CC</sub> = AV<sub>CC</sub> = 3.0V to 5.5V, V<sub>SS</sub> = AV<sub>SS</sub> = 0V)








## Low Voltage Detector Operation

In the following figure, the occurrence of a low voltage condition is illustrated. For a detailed description of the reset and startup behavior, please refer to the corresponding hardware manual chapter.





## 14.7 FLASH memory program/erase characteristics

# (T<sub>A</sub> = -40°C to 105°C, V<sub>CC</sub> = AV<sub>CC</sub> = 3.0V to 5.5V, V<sub>SS</sub> = AV<sub>SS</sub> = 0V)

Parameter		Value		Unit	Remarks
Falanietei	Min	Тур	Max	Onit	Remarks
Sector erase time	-	0.9	3.6	S	Without erasure pre-programming time
Chip erase time	-	n*0.9	n*3.6	S	Without erasure pre-programming time (n is the number of Flash sector of the device)
Word (16-bit width) programming time	-	23	370	us	Without overhead time for submitting write command
Program/Erase cycle	10000	-	-	cycle	
Flash data retention time	20	-	-	year	*1

\*1: This value was converted from the results of evaluating the reliability of the technology (using Arrhenius equation to convert high temperature measurements into normalized value at 85°C)



## **15. Example Characteristics**

## 15.1 Temperature dependency of power supply currents

The following diagrams show the current consumption of samples with typical wafer process parameters in different operation modes. Common condition for all operation modes:

- V<sub>CC</sub> = AV<sub>CC</sub> = 5.0V
- Main clock = 4MHz external clock
- Sub clock = 32kHz external clock

Operation mode details:

Mode name	Details
PLL Run 56	PLL Run mode current $I_{CCPLL}$ with the following settings:• $f_{CLKS1} = f_{CLKS2} = f_{CLKB} = f_{CLKP1} = 56MHz$ • $f_{CLKP2} = 28MHz$ • Regulator in High Power Mode• Core voltage at 1.9V (VRCR:HPM[1:0] = 11 <sub>B</sub> )• 2 Flash/ROM wait states (MTCRA=233A <sub>H</sub> )• RC oscillator and Sub oscillator stopped
PLL Run 48	PLL Run mode current $I_{CCPLL}$ with the following settings:• $f_{CLKS1} = f_{CLKS2} = 96MHz$ • $f_{CLKB} = f_{CLKP1} = 48MHz$ • $f_{CLKP2} = 24MHz$ • $f_{CLKP2} = 24MHz$ • Regulator in High Power Mode• Core voltage at 1.9V (VRCR:HPM[1:0] = 11 <sub>B</sub> )• 1 Flash/ROM wait states (MTCRA=6B09 <sub>H</sub> )• RC oscillator and Sub oscillator stopped
PLL Run 24	PLL Run mode current $I_{CCPLL}$ with the following settings:• $f_{CLKS1} = f_{CLKS2} = 48MHz$ • $f_{CLKB} = f_{CLKP1} = f_{CLKP2} = 24MHz$ • Regulator in High Power Mode• Core voltage at 1.8V (VRCR:HPM[1:0] = 10 <sub>B</sub> )• 0 Flash/ROM wait states (MTCRA=2208 <sub>H</sub> )• RC oscillator and Sub oscillator stopped
Main Run	
RC Run 2M	<ul> <li>RC Run mode current I<sub>CCRCH</sub> with the following settings:</li> <li>RC oscillator set to 2MHz (CKFCR:RCFS = 1)</li> <li>f<sub>CLKS1</sub> = f<sub>CLKS2</sub> = f<sub>CLKP1</sub> = f<sub>CLKP1</sub> = f<sub>CLKP2</sub> = 2MHz</li> <li>Regulator in High Power Mode</li> <li>Core voltage at 1.8V (VRCR:HPM[1:0] = 10<sub>B</sub>)</li> <li>1 Flash/ROM wait states (MTCRA=0239<sub>H</sub>)</li> <li>PLL, Main oscillator and Sub oscillator stopped</li> </ul>




### 15.2 Frequency dependency of power supply currents in PLL Run mode

The following diagrams show the current consumption of samples with typical wafer process parameters in PLL Run mode at different frequencies and Flash timing settings.

Measurement conditions:


- $V_{CC} = AV_{CC} = 5.0V$
- Ta = 25°C
- +  $f_{CLKS1} = f_{CLKB}$  or  $f_{CLKS1} = 2*f_{CLKB}$  as described in diagram
- $f_{CLKS2} = f_{CLKS1}$
- f<sub>CLKP1</sub> = f<sub>CLKB</sub>
- $f_{CLKP2} = f_{CLKB}/2$
- Core voltage at 1.8V (VRCR:HPM[1:0] = 10<sub>B</sub>) or 1.9V (VRCR:HPM[1:0] = 11<sub>B</sub>) as described in diagram
- Main clock = 4MHz external clock
- · Flash memory timing settings:
- MTCRA=2128<sub>H</sub>/2208<sub>H</sub> (0 Flash wait states,  $f_{CLKS1} = 2*f_{CLKB}$ )
- MTCRA=0239<sub>H</sub>/2129<sub>H</sub> (1 Flash wait state, f<sub>CLKS1</sub> = f<sub>CLKB</sub>)
- MTCRA=4C09<sub>H</sub>/6B09<sub>H</sub> (1 Flash wait state,  $f_{CLKS1} = 2*f_{CLKB}$ )
- MTCRA=233A<sub>H</sub> (2 Flash wait states, f<sub>CLKS1</sub> = f<sub>CLKB</sub>)
- Average Flash access rate (number of read accesses to the Flash per CLKB clock cycle, no buffer hit):
- 0 Flash wait states: 0.5
- 1 Flash wait states: 0.33
- 2 Flash wait states: 0.25

### MB96F313/F315 PLL Run mode currents





## 16. Package Dimension MB96(F)31x LQFP48





# 17. Ordering Information

## MCU with CAN controller

Part number	Flash/ROM	Subclock	Persistent Low Voltage Reset	Package
MB96F313YSB PMC-GSE2			Yes	
MB96F313RSB PMC-GSE1		No	No	
MB96F313RSB PMC-GSE2	Flash A (96KB)		No	
MB96F313YWB PMC-GSE2		Yes	Yes	
MB96F313RWB PMC-GSE2		Tes	No	48 pins Plastic LQFP (FPT-48P-M26)
MB96F315YSB PMC-GSE2	Flash A (160KB)	Yes	Yes	
MB96F315RSB PMC-GSE1		No	No	
MB96F315RSB PMC-GSE2			No	
MB96F315YWB PMC-GSE2		Yes	Yes	
MB96F315RWB PMC-GSE2		Tes	No	
MB96V300CRB-ES (for evaluation)	Emulated by ext. RAM	Yes	No	416 pin Plastic BGA (BGA-416P-M02)

## MCU without CAN controller

Part number	Flash/ROM	Subclock	Persistent Low Voltage Reset	Package
MB96F313ASB PMC-GSE2	Flash A (96KB)	No	- No	48 pins Plastic LQFP (FPT-48P-M26)
MB96F313AWB PMC-GSE2	Flash A (90Kb)	Yes		
MB96F315ASB PMC-GSE2		No		
MB96F315AWB PMC-GSE2	Flash A (160KB)	Yes		



# 18. Revision History

Revision	Date	Modification
Prelim 1	2008-12-09	Creation
Prelim 2	2009-01-09	<ul> <li>Interrupt vector table corrected (description of CAN2 interrupt)</li> <li>Low voltage detector spec updated (detection levels and stabilization time)</li> <li>C-Pin cap spec updated: 4.7uF-10uF capacitor with tolerance permitted</li> </ul>



# 19. Major Changes

## Spansion Publication Number: DS07-13808-2E

Page	Section	Change Results	
3	Features	Corrected the sentence "Reload timer overflow" to "Reload timer underflow" for Programmable Pulse Generator.	
5, 6	Product Lineup	Removed footnote. Changed name of evaluation sample.	
8	Pin Assignments	Corrected pin number of X0. $34 \rightarrow 35$	
14	Memory Map	Changed name of evaluation sample.	
17	Serial Programming Communication Interface	Corrected device name, package name and pin numbers.	
49-50	Electrical Characteristics 3.DC Characteristics	Note added in DC characteristics how to select driving strength of ports.	
51-56	Electrical Characteristics 3.DC Characteristics	Updated Icc specs. Updated Power Supply current spec in Run/Sleep/Timer/Stop modes (new spec items in PLL Run/Sleep mode, small adjustment of most other values).	
57	Electrical Characteristics 4.AC Characteristics	Note added that PLL phase jitter spec does not include jitter coming from Main clock. Added specification of RC clock stabilization time.	
65	Electrical Characteristics 5. Analog Digital Converter	Changed the item for "Zero reading voltage" and "Full scale reading voltage". AD converter I <sub>AIN</sub> spec improved: 1uA valid up to 105deg, 1.2uA above 105deg.	
68	Electrical Characteristics 5. Analog Digital Converter	"Notes on A/D Converter Section" was rewrite and renamed to "Accuracy and setting of the A/D Converter sampling time". Impact of input pin capacitance and external capacitance added to formula for calculation of the sampling time.	
69	Electrical Characteristics 6. Low Voltage Detector Characteristics	Detection levels updated.	
72-77	Example Characteristics	Added.	
78	Package Dimension MB96(F)31x LQFP48	Updated package figure. Added the following sentence under the figure: "Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/".	
79	Ordering Information	Updated part number: MB96F313/F315**A $\rightarrow$ MB96F313/F315**B Removed footnote. Added Part Numbers "MB96F313RSB PMC-GSE1", "MB96F315RSB PMC-GSE1".	

NOTE: Please see "Document History" about later revised information.