



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

2011.0	
Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I ² C, LINbus, SPI, UART/USART
Peripherals	LCD, LVD, POR, PWM, WDT
Number of I/O	79
Program Memory Size	64KB (64K × 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	5.5K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 14x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LFQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f11mpeafb-30

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

(2/2)

			. ,			
	ltem	80-pin	100-pin			
		R5F11MMx (x = D to F)	R5F11MPx ($x = E$ to G)			
Clock output/buzzer output		2	2			
		 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 M (Main system clock: fMAIN = 20 MHz operation) 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 k (Subsystem clock: fsuB = 32.768 kHz operation) 	Hz, 8.192 kHz, 16.384 kHz, 32.768 kHz			
12-bit resolution A/E) converter	10 channels	14 channels			
12-bit resolution D/A	A converter	2 channels	2 channels			
VREFOUT (voltage	reference)	2.5 V/2.048 \	//1.8 V/1.5 V			
Operational amplifie	er	3 channels	3 channels			
AMPnO	with analog MUX switch	2 channels (2 in-out/channel)	2 channels (4 in-out/channel)			
Comparator		1 channel	1 channel			
Serial interface		CSI: 1 channel/UART: 1 channel/simplified I ² C: CSI: 1 channel/UART: 1 channel/simplified I ² C:	 CSI (SPI supported): 1 channel/UART (LIN-bus supported): 1 channel/simplified I²C: 1 channel CSI: 1 channel/UART: 1 channel/simplified I²C: 1 channel 			
	I ² C bus	1 channel	1 channel			
LCD controller/driver		Internal voltage boosting method, capacitor split method, and external resistance division method are switchable.				
Segmen	t signal output	32 (28) Note 1	45 (41) ^{Note 1}			
Commor	n signal output	4 (8) Note 1				
Data transfer contro	oller (DTC)	30 sources	30 sources			
Event link controller	(ELC)	Event input: 22, Event trigger output: 8	Event input: 22, Event trigger output: 8			
Vectored interrupt	Internal	31	31			
sources	External	9	9			
Key interrupt	·	8	8			
Reset Power-on-reset circuit		Reset by RESET pin Internal reset by watchdog timer Internal reset by power-on-reset Internal reset by voltage detector Internal reset by illegal instruction execution Note 2 Internal reset by RAM parity error Internal reset by illegal-memory access				
		 Power-on-reset: 1.51 ±0.04 V Power-down-reset: 1.50 ±0.04 V 				
Voltage detector		Rising edge: 1.88 V to 3.13 V (10 stages) Falling edge: 1.84 V to 3.06 V (10 stages)				
On-chip debug func	tion	Provided				
Power supply voltage	ge	V _{DD} = 1.8 to 3.6 V				
Operating ambient t	emperature	T_A = -40 to +85 °C (A: Consumer applications)				

Note 1. The number in parentheses indicates the number of signal outputs when 8 coms are used.

Note 2. The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution not is issued by emulation with the in-circuit emulator or on-chip debug emulator.



(1/3)

2.1 Absolute Maximum Ratings

Parameter	Symbols	Conditions	Ratings	Unit
Supply voltage	Vdd		-0.5 to +6.5	V
	AVDD	$AVDD \leq VDD$	-0.5 to +4.6	V
REGC pin input voltage	VIREGC	REGC	-0.3 to +2.8 and -0.3 to V _{DD} + 0.3 ^{Note 1}	V
Input voltage	VI1	P00 to P07, P11 to P17, P30 to P37, P40 to P44, P50 to P57, P70 to P77, P80, P81, P125 to P127, P137, EXCLK, EXCLKS, RESET	-0.3 to V _{DD} + 0.3 ^{Note 2}	V
	VI2	P60, P61 (N-ch open-drain)	-0.3 to +6.5	V
	VI4	IVCMP0	-0.7 to VDD + 0.7	V
	Vi5	P20, P21, P23 to P27, P100, P101, P103 to P107, P140 to P143, P150, P152 to P154	-0.3 to AV _{DD} + 0.3 ^{Note 3}	V
Output voltage	V01	P00 to P07, P11 to P17, P30 to P37, P40 to P44, P50 to P57, P60, P61, P70 to P77, P80, P81, P125 to P127,P130	-0.3 to VDD + 0.3 Note 2	V
	Vo2	P20, P21, P23 to P27, P100, P101, P103 to P107, P140 to P143, P150, P152 to P154	-0.3 to AV _{DD} + 0.3 ^{Note 3}	V
Analog input voltage	VAI1	ANI0 to ANI13	-0.3 to AVDD + 0.3 and AVREF(+) + 0.3 Notes 2, 4	V

Absolute Maximum Ratings (TA = 25°C)

Note 1. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μF). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.

Note 2. Must be 6.5 V or lower.

Note 3. Must be 4.6 V or lower.

Note 4. Do not exceed AVREF(+) + 0.3 V in case of A/D conversion target pin.

- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- Remark 1. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
- **Remark 2.** AVREF (+): + side reference voltage of the A/D converter.
- Remark 3. Vss: Reference voltage



Absolute Ma	Absolute Maximum Ratings (TA = 25°C)					
Parameter	Symbols		Conditions	Ratings	Unit	
LCD voltage	VLI1	VL1 input voltage	Note 1	-0.3 to +2.8	V	
	VLI2	VL2 input voltage	Note 1	-0.3 to +6.5	V	
	VLI3	VL3 input voltage	Note 1	-0.3 to +6.5	V	
	VLI4	VL4 input voltage ^I	Note 1	-0.3 to +6.5	V	
	VLI5	CAPL, CAPH inpu	It voltage Note 1	-0.3 to +6.5	V	
	VL01	VL1 output voltage)	-0.3 to +2.8	V	
	VLO2	VL2 output voltage	•	-0.3 to +6.5	V	
	VLO3	VL3 output voltage	2	-0.3 to +6.5	V	
	VLO4	VL4 output voltage	2	-0.3 to +6.5	V	
	VLO5	CAPL, CAPH outp	put voltage	-0.3 to +6.5	V	
	VLO6	COM0 to COM7	External resistance division method	-0.3 to VDD + 0.3 Note 2	V	
		SEG0 to SEG44	Capacitor split method	-0.3 to VDD + 0.3 Note 2	V	
		output voltage	Internal voltage boosting method	-0.3 to VLI4 + 0.3 Note 2	V	

Note 1. This value only indicates the absolute maximum ratings when applying voltage to the VL1, VL2, VL3, and VL4 pins; it does not mean that applying voltage to these pins is recommended. When using the internal voltage boosting method or capacitance split method, connect these pins to Vss via a capacitor (0.47 \pm 30%) and connect a capacitor (0.47 \pm 30%) between the CAPL and CAPH pins.

Note 2. Must be 6.5 V or lower.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.



2.3 DC Characteristics

2.3.1 Pin characteristics

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, high Note 1	IOH1 Per pin for P00 to P07, P11 to P17, P30 to P37, P40 to P44, P50 to P57, P70 to P77, P80, P81, P125 to P127, P130				-10.0 Note 2	mA	
		Total of P00 to P07, P11 to P17, P30 to P37, P40 to P44, P50 to P57, P70 to P77, P80, P81, P125 to P127, P130 (When duty = 70% ^{Note 3})	$2.7 V \le AVDD \le VDD$ $\le 3.6 V$ $1.8 V \le AVDD \le VDD$ $< 2.7 V$			-15.0 -7.0	mA mA
	Іон2	Per pin for P20, P21, P23 to P27, P100, P101, P103 to P107, P140 to P143, P150, P152 to P154	$\begin{array}{l} 1.8 \ \text{V} \leq \text{AV} \text{DD} \leq \text{V} \text{DD} \\ \leq 3.6 \ \text{V} \end{array}$			-0.1 Note 2	mA
		Total of P20, P21, P23 to P27, P100, P101, P103 to P107, P140 to P143, P150, P152 to P154 (When duty = 70% ^{Note 3})	$\begin{array}{l} 1.8 \ V \leq AV \text{DD} \leq V \text{DD} \\ \leq 3.6 \ V \end{array}$			-1.6	mA

Note 1. Value of current at which the device operation is guaranteed even if the current flows from the VDD pin(IOH1), AVDD pin(IOH2) to an output pin.

Note 2. However, do not exceed the total current value.

Note 3. Specification under conditions where the duty factor is 70%.

The output current value that has changed the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

• Total output current of pins = $(IOH \times 0.7)/(n \times 0.01)$

<Example> Where n = 50% and IOH = -10.0 mA

Total output current of pins = $(-10.0 \times 0.7)/(50 \times 0.01) = -14.0$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Caution P00-P02, P11, P12, P14, P35-P37, P40, P41, P43, P44, P80, P81 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
Output voltage, high	Voh1	P00 to P07, P11 to P17, P30 to P37, P40 to P44, P50 to P57, P70 to P77, P80, P81, P125 to P127, P130	$\begin{array}{l} 2.7 \ \text{V} \leq \text{AVDD} \leq \text{V}\text{DD} \\ \leq 3.6 \ \text{V}, \\ \text{IOH} = -2.0 \ \text{mA} \end{array}$	Vdd - 0.6			V
			1.8 V ≤ AVDD ≤ VDD ≤ 3.6 V, Іон = -1.5 mA	Vdd - 0.5			V
	Voh2	P20, P21, P23 to P27, P100, P101, P103 to P107, P140 to P143, P150, P152 to P154	$\begin{array}{l} 1.8 \ V \leq AVDD \ \leq VDD \\ \leq 3.6 \ V, \\ IOH = -100 \ \mu A \end{array}$	AVDD - 0.5			V
Output voltage, low	Vol1	P00 to P07, P11 to P17, P30 to P37, P40 to P44, P50 to P57, P70 to P77, P80, P81, P125 to P127, P130	$\begin{array}{l} 2.7 \ \text{V} \leq \text{AVDD} \leq \text{V}\text{DD} \\ \leq 3.6 \ \text{V}, \\ \text{IoL} = 3.0 \ \text{mA} \end{array}$			0.6	V
			$\begin{array}{l} 2.7 \ \text{V} \leq \text{AVDD} \leq \text{VDD} \\ \leq 3.6 \ \text{V}, \\ \text{IoL} = 1.5 \ \text{mA} \end{array}$			0.4	V
			$\begin{array}{l} 1.8 \ \text{V} \leq \text{AVDD} \ \leq \text{V}_{\text{DD}} \\ \leq 3.6 \ \text{V}, \\ \text{IoL} = 0.6 \ \text{mA} \end{array}$			0.4	V
	Vol2	P20, P21, P23 to P27, P100, P101, P103 to P107, P140 to P143, P150, P152 to P154	$\begin{array}{l} 1.8 \ V \leq AVDD \ \leq VDD \\ \leq 3.6 \ V, \\ IOL = 400 \ \mu A \end{array}$			0.4	V
	Vol3	P60, P61	$\begin{array}{l} 2.7 \ \text{V} \leq \text{AVDD} \leq \text{V}_{\text{DD}} \\ \leq 3.6 \ \text{V}, \\ \text{IoL} = 3.0 \ \text{mA} \end{array}$			0.4	V
			$\begin{array}{l} 1.8 \ V \leq AVDD \ \leq VDD \\ \leq 3.6 \ V, \\ IoL = 2.0 \ mA \end{array}$			0.4	V

Caution P00 to P02, P11, P12, P14, P35 to P37, P40, P41. P43, P44, P80, P81 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



2.3.2 Supply current characteristics

(TA = -40 to +85 °C, 1.8 V \leq AVDD \leq VDD \leq 3.6 V, Vss = 0 V)

(1/2)

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply cur- IDD1 Operating	HS	fiH = 24 MHz Note 3	Basic	VDD = 3.6 V		1.7		mA		
ent Note 1		mode (high-speed main)		operation	VDD = 3.0 V		1.7			
			mode Note 5		Normal	VDD = 3.6 V		3.6	6.1	
					operation	VDD = 3.0 V		3.6	6.1	
				fiH = 16 MHz Note 3	Normal	VDD = 3.6 V		2.7	4.7	
					operation	VDD = 3.0 V		2.7	4.7	
			LS	fiH = 8 MHz Note 3	Normal	VDD = 3.6 V		1.2	2.1	mA
			(low-speed main) mode Note 5		operation	V _{DD} = 3.0 V		1.2	2.1	
			HS	f _{MX} = 20 MHz ^{Note 2} ,	Normal	Square wave input		3.0	5.1	mA
			(high-speed main)	VDD = 3.6 V	operation	Resonator connection		3.2	5.2	
			mode Note 5	f _{MX} = 20 MHz ^{Note 2} ,	Normal	Square wave input		2.9	5.1	
				VDD = 3.0 V	operation	Resonator connection		3.2	5.2	
				f _{MX} = 16 MHz Note 2,	Normal	Square wave input		2.5	4.4	
				VDD = 3.6 V	operation	Resonator connection		2.7	4.5	
				f _{MX} = 16 MHz ^{Note 2} ,	Normal	Square wave input		2.5	4.4	
			VDD = 3.0 V	operation	Resonator connection		2.7	4.5	1	
				f _{MX} = 10 MHz ^{Note 2} ,	Normal	Square wave input		1.9	3.0	
				VDD = 3.6 V	operation	Resonator connection		1.9	3.0	1
				f _{MX} = 10 MHz ^{Note 2} ,	Normal	Square wave input		1.9	3.0	
				VDD = 3.0 V	operation	Resonator connection		1.9	3.0	
			LS	f _{MX} = 8 MHz ^{Note 2} ,	Normal	Square wave input		1.1	2.0	mA
			(low-speed main)	VDD = 3.6 V	operation	Resonator connection		1.1	2.0	
			mode Note 5	fmx = 8 MHz Note 2,	Normal	Square wave input		1.1	2.0	
				VDD = 3.0 V	operation	Resonator connection		1.1	2.0	
			Subsystem clock	fsub = 32.768 kHz Note 4	Normal	Square wave input		4.0	5.4	μA
			operation	TA = -40°C	operation	Resonator connection		4.3	5.4	
				fsub = 32.768 kHz ^{Note 4}	Normal	Square wave input		4.0	5.4	
				TA = +25°C	operation	Resonator connection		4.3	5.4	
				fsub = 32.768 kHzNote 4	Normal	Square wave input		4.1	7.1	
				TA = +50°C	operation	Resonator connection		4.4	7.1	
				fsub = 32.768 kHz ^{Note 4}	Normal	Square wave input		4.3	8.7	
				TA = +70°C	operation	Resonator connection		4.7	8.7	
				fsub = 32.768 kHz ^{Note 4}	Normal	Square wave input		4.7	12.0	
				TA = +85°C	operation	Resonator connection		5.2	12.0	

(Notes and Remarks are listed on the next page.)



- Note 1. Current flowing to VDD.
 Note 2. When high speed on-chip oscillator and high-speed system clock are stopped.
 Note 3. Current flowing only to the real-time clock 2 (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IRTC, when the real-time clock 2 operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added. IDD2 subsystem clock operation includes the operational current of the real-time clock 2.
- Note 4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and ITMKA, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added. IDD2 subsystem clock operation includes the operational current of the 12-bit interval timer.
- Note 5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The current value of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer operates in STOP mode.
- **Note 6.** Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC, IAVREF, IADREF when the A/D converter operates in an operation mode or the HALT mode.
- Note 7. Current flowing to the AVDD.
- Note 8. Current flowing from the reference voltage source of A/D converter.
- **Note 9.** Operation current flowing to the internal reference voltage.
- Note 10. Current flowing to the AVREFP.
- Note 11. Current flowing only to the D/A converter. The current value of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IDA when the D/A converter operates in an operation mode or the HALT mode.
- **Note 12.** Current flowing only to the comparator circuit. The current value of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ICMP when the comparator circuit operates in the Operating, HALT or STOP mode.
- **Note 13.** Current flowing only to the LVD circuit. The current value of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVI when the LVD circuit operates in the Operating, HALT or STOP mode.
- Note 14. Current flowing only during self-programming.
- Note 15. Current flowing only during data flash rewrite.
- Note 16. For shift time to the SNOOZE mode, see 24.3.3 SNOOZE mode in the RL78/L1A User's Manual.RL78 microcontrollers
- Note 17. Current flowing only to the LCD controller/driver (VDD pin). The current value of the RL78 microcontrollers is the sum of the LCD operating current (ILCD1, ILCD2 or ILCD3) to the supply current (IDD1, or IDD2) when the LCD controller/driver operates in an operation mode or HALT mode. Not including the current that flows through the LCD panel.
- Note 18. Not including the current that flows through the external divider resistor divider resistor.
- Note 19. Current flowing only to the operational amplifier. The current value of the RL78 microcontrollers is the sum of I_{DD1}, I_{DD2} or I_{DD3} and I_{AMP} when the operational amplifier operates in the operating mode, HALT mode, or STOP mode.
- Note 20. Current flowing only to the 8-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either I_{DD1} or I_{DD2}, and I_{IT}, when the 8-bit interval timer operates in the operating mode or HALT mode. When the low-speed on-chip oscillator is selected, I_{FIL} should be added.
- Remark 1. fil: Low-speed on-chip oscillator clock frequency
- Remark 2. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 3. fcLK: CPU/peripheral hardware clock frequency
- **Remark 4.** Temperature condition of the TYP. value is $T_A = 25^{\circ}C$



(3) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output) (TA = -40 to +85 °C, 1.8 V \leq VDD \leq 3.6 V, Vss = 0 V)

Parameter	Symbol	Conditions		HS (high-spee Mode	HS (high-speed main) Mode		LS (low-speed main) Mode	
					MAX.	MIN.	MAX.	
SCKp cycle time	tксү1	tксү1 ≥ fclк/4	$2.7~V \leq V \text{DD} \leq 3.6~V$	167		500		ns
			$2.4~V \leq V_{\text{DD}} \leq 3.6~V$	250		500		ns
			$1.8~V \leq V \text{DD} \leq 3.6~V$	—		500		ns
SCKp high-/low-level width	tкнı,	$2.7~V \le V_{DD} \le 3.6$	$2.7 \text{ V} \leq \text{Vdd} \leq 3.6 \text{ V}$			tксү1/2 - 50		ns
	tĸ∟1	$2.4~V \leq V_{DD} \leq 3.6~V$		tксү1/2 - 38		tксү1/2 - 50		ns
		$1.8 \ V \leq V_{DD} \leq 3.6 \ V$		—		tксү1/2 - 50		ns
SIp setup time (to SCKp↑) Note 1	tsıĸı	$2.7~V \leq V_{DD} \leq 3.6~V$		44		110		ns
		$2.4~V \leq V_{DD} \leq 3.6~V$		75		110		ns
		$1.8 \text{ V} \leq \text{V}\text{DD} \leq 3.6 \text{ V}$		—		110		ns
SIp hold time (from SCKp [↑]) Note 2	tksi1	$2.4~V \le V_{DD} \le 3.6$	γV	19		19		ns
		$1.8~V \le V_{DD} \le 3.6$	γV	—		19		ns
Delay time from SCKp↓ to SOp out-	tkso1	C = 30 pF Note 4	$2.7~V \leq V_{\text{DD}} \leq 3.6~V$		25		50	ns
put Note 3			$2.4~V \leq V_{\text{DD}} \leq 3.6~V$		25		50	ns
			$1.8~V \leq V_{\text{DD}} \leq 3.6~V$		_		50	ns

Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 4. C is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remark 1. p: CSI number (p = 00, 10, 20, 30), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3, 4, 8)

Remark 2. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))



(4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (TA = -40 to +85 °C, 1.8 V \leq VDD \leq 3.6 V, Vss = 0 V)

Parameter	Symbol	Cond	Conditions		HS (high-speed main) Mode		LS (low-speed main) Mode	
				MIN.	MAX.	MIN.	MAX.	
SCKp cycle time Note 5	tксү2	$2.7~V \leq V_{\text{DD}} \leq 3.6~V$	fмск > 16 MHz	8/fмск		—		ns
			fмск ≤ 16 MHz	6/fмск		6/fмск		ns
		$2.4~V \leq V_{DD} \leq 3.6~V$		6/fмск and 500		6/fмск and 500		ns
		$1.8 \text{ V} \leq \text{V}\text{DD} \leq 3.6 \text{ V}$		—		6/fмск and 750		ns
SCKp high-/low-level width	tkh2, tkl2	$2.7~V \leq V_{\text{DD}} \leq 3.6~V$		tксү2/2 - 8		tксү2/2 - 8		ns
		$1.8~V \leq V_{\text{DD}} \leq 3.6~V$		—		tксү2/2 - 18		ns
SIp setup time (to SCKp↑) Note 1	tsik2	$2.7~V \leq V_{\text{DD}} \leq 3.6~V$		1/fмск + 20		1/fмск + 30		ns
		$2.4~V \leq V_{\text{DD}} \leq 3.6~V$		1/fмск + 30		1/fмск + 30		ns
		$1.8~V \leq V_{DD} \leq 3.6~V$		—		1/fмск + 30		ns
SIp hold time (from SCKp [↑]) Note 2	tksi2	$2.4~V \leq V_{\text{DD}} \leq 3.6~V$		1/fмск + 31		1/fмск + 31		ns
		$1.8~V \leq V_{\text{DD}} \leq 3.6~V$		—		1/fмск + 31		ns
Delay time from SCKp↓ to SOp output ^{Note 3}	tkso2	C = 30 pF Note 4	$2.7~V \leq V_{DD} \leq 3.6~V$		2/fмск + 44		2/fмск + 110	ns
			$2.4~V \le V_{DD} \le 3.6~V$		2/fмск + 75		2/fмск + 110	ns
			$1.8~V \le V_{DD} \le 3.6~V$		—		2/fмск + 110	ns

Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 4. C is the load capacitance of the SCKp and SOp output lines.

Note 5. The maximum transfer rate when using the SNOOZE mode is 1 Mbps.

Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).


Remark 1. p: CSI number (p = 00, 10, 20, 30), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3, 4, 8)

Remark 2. fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))



CSI mode connection diagram (during communication at same potential)



Remark 1. p: CSI number (p = 00, 10, 20, 30)

Remark 2. m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)



(5) During communication at same potential (simplified I²C mode)

Parameter	Symbol	Conditions	HS (high-spe Mode		LS (low-spee Mode	Unit	
			MIN.	MAX.	MIN.	MAX.	
SCLr clock frequency	fscL	$\label{eq:VDD} \begin{array}{l} 2.7 \mbox{ V} \leq \mbox{V}_{\mbox{DD}} \leq 3.6 \mbox{ V}, \\ C_b = 50 \mbox{ pF}, \mbox{ Rb} = 2.7 \mbox{ k}\Omega \end{array}$		1000 Note 1		400 Note 1	kHz
		$\label{eq:VDD} \begin{array}{l} 1.8 \mbox{ V} \leq \mbox{V}_{\mbox{DD}} \leq 3.6 \mbox{ V}, \\ C_b = 100 \mbox{ pF}, \mbox{ R}_b = 3 k\Omega \end{array}$		400 Note 1		400 Note 1	kHz
		$\label{eq:VDD} \begin{array}{l} 1.8 \mbox{ V} \leq \mbox{V}_{DD} < 2.7 \mbox{ V}, \\ C_b \mbox{ = 100 pF}, \mbox{ R}_b \mbox{ = 5 } \kappa\Omega \end{array}$		300 Note 1		300 Note 1	kHz
Hold time when SCLr = "L"	t∟ow	$\label{eq:VDD} \begin{array}{l} 2.7 \mbox{ V} \leq \mbox{V}_{\mbox{DD}} \leq 3.6 \mbox{ V}, \\ C_b = 50 \mbox{ pF}, \mbox{ Rb} = 2.7 \mbox{ k}\Omega \end{array}$	475		1150		ns
		$\label{eq:VDD} \begin{array}{l} 1.8 \mbox{ V} \leq \mbox{V}_{\mbox{DD}} \leq 3.6 \mbox{ V}, \\ C_b \mbox{ = 100 pF}, \mbox{ R}_b \mbox{ = 3 } \kappa\Omega \end{array}$	1150		1150		ns
		$\label{eq:VDD} \begin{array}{l} 1.8 \mbox{ V} \leq \mbox{V}_{DD} < 2.7 \mbox{ V}, \\ C_b \mbox{ = 100 pF}, \mbox{ R}_b \mbox{ = 5 } \kappa\Omega \end{array}$	1550		1550		ns
Hold time when SCLr = "H"	tнigн	$\label{eq:VDD} \begin{array}{l} 2.7 \mbox{ V} \leq \mbox{V}_{DD} \leq 3.6 \mbox{ V}, \\ C_b = 50 \mbox{ pF}, \mbox{ R}_b = 2.7 \mbox{ k}\Omega \end{array}$	475		1150		ns
		$\label{eq:VDD} \begin{array}{l} 1.8 \mbox{ V} \leq \mbox{V}_{DD} \leq 3.6 \mbox{ V}, \\ C_b \mbox{ = 100 pF}, \mbox{ R}_b \mbox{ = 3 } \kappa\Omega \end{array}$	1150		1150		ns
		$\label{eq:VDD} \begin{array}{l} 1.8 \mbox{ V} \leq \mbox{V}_{DD} < 2.7 \mbox{ V}, \\ C_b \mbox{ = 100 pF}, \mbox{ R}_b \mbox{ = 5 } \kappa\Omega \end{array}$	1550		1550		ns
Data setup time (recep- tion)	tsu: DAT	$\begin{array}{l} 2.7 \ \text{V} \leq \text{V}_{\text{DD}} \leq 3.6 \ \text{V}, \\ C_b \ \text{=} \ 50 \ \text{pF}, \ \text{R}_b \ \text{=} \ 2.7 \ \text{k}\Omega \end{array}$	1/fмск + 85 Note 2		1/fмск + 145 Note 2		ns
		$\label{eq:VDD} \begin{array}{l} 1.8 \mbox{ V} \leq \mbox{Vdd} \leq 3.6 \mbox{ V}, \\ C_b \mbox{ = 100 pF}, \mbox{ R}_b \mbox{ = 3 } \mbox{k}\Omega \end{array}$	1/fмск + 145 Note 2		1/fмск + 145 Note 2		ns
		$\label{eq:VDD} \begin{array}{l} 1.8 \mbox{ V} \leq \mbox{Vdd} < 2.7 \mbox{ V}, \\ C_b \mbox{ = 100 pF}, \mbox{ R}_b \mbox{ = 5 } \mbox{k}\Omega \end{array}$	1/fмск + 230 Note 2		1/fмск + 230 Note 2		ns
Data hold time (trans- mission)	thd: DAT	$\label{eq:VDD} \begin{array}{l} 2.7 \mbox{ V} \leq \mbox{Vdd} \leq 3.6 \mbox{ V}, \\ C_b \mbox{ = 50 pF}, \mbox{ R}_b \mbox{ = 2.7 k} \Omega \end{array}$	0	305	0	305	ns
		$\label{eq:VDD} \begin{array}{l} 1.8 \mbox{ V} \leq \mbox{Vdd} \leq 3.6 \mbox{ V}, \\ C_b \mbox{ = 100 pF}, \mbox{ R}_b \mbox{ = 3 } \mbox{k}\Omega \end{array}$	0	355	0	355	ns
		$\label{eq:VDD} \begin{array}{l} 1.8 \mbox{ V} \leq \mbox{V}_{DD} < 2.7 \mbox{ V}, \\ C_b = 100 \mbox{ pF}, \mbox{ R}_b = 5 \mbox{ k}\Omega \end{array}$	0	405	0	405	ns

(TA = -40 to +85 °C, 1.8 V \leq VDD \leq 3.6 V, Vss = 0 V)

Note 1. The value must also be equal to or less than $f_{MCK}/4$.

Note 2. Set the fmck value to keep the hold time of SCLr = "L" and SCLr = "H".

Caution Select the normal input buffer and the N-ch open drain output (VDD tolerance) mode for the SDAr pin and the normal output mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register h (POMh).



(6) Communication at different potential (1.8 V, 2.5 V) (UART mode)

Parameter Transfer rate Note 2	Symbol		Conditions		HS (high-speed main) Mode		LS (low-speed main) Mode	
				MIN.	MAX.	MIN.	MAX.	
		transmission	$\begin{array}{l} 2.7 \ V \leq V_{DD} \leq 3.6 \ V, \\ 2.3 \ V \leq V_{b} \leq 2.7 \ V \end{array}$		Note 1		Note 1	bps
			Theoretical value of the maximum transfer rate C_b = 50 pF, R_b = 2.7 kΩ, V_b = 2.3 V		1.2 Note 2		1.2 Note 2	Mbps
			$\begin{array}{l} 1.8 \ V \leq V \mbox{dd} V < 3.3 \ V, \\ 1.6 \ V \leq V \mbox{dd} b \leq 2.0 \ V \end{array}$		Notes 3, 4		Notes 3, 4	bps
			Theoretical value of the maximum transfer rate C_b = 50 pF, R_b = 5.5 kΩ, V_b = 1.6 V		0.43 Note 5		0.43 Note 5	Mbps

(TA = -40 to +85 °C, 1.8 V \leq VDD \leq 3.6 V, Vss = 0 V)(2/2)

Note 1. The smaller maximum transfer rate derived by using fMcK/6 or the following expression is the valid maximum transfer rate. Expression for calculating the transfer rate when $2.7 \text{ V} \le \text{VDD} \le 3.6 \text{ V}$ and $2.3 \text{ V} \le \text{Vb} \le 2.7 \text{ V}$

Maximum transfer rate =

[bps]
$$\{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\} \times 3$$

1

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{2.0}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}}$$

* This value is the theoretical value of the relative difference between the transmission and reception sides

Note 2. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 1 above to calculate the maximum transfer rate under conditions of the customer.

1

Note 3. Use it with $V_{DD} \ge V_b$.

Note 4. The smaller maximum transfer rate derived by using fMCK/6 or the following expression is the valid maximum transfer rate. Expression for calculating the transfer rate when 1.8 V \leq VDD < 3.3 V and 1.6 V \leq Vb \leq 2.0 V

Maximum transfer rate =
$$\frac{1.5}{\{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\} \times 3}$$

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}}$$

* This value is the theoretical value of the relative difference between the transmission and reception sides

- **Note 5.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 4 above to calculate the maximum transfer rate under conditions of the customer.
- Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

RENESAS

(8) Communication at different potential (1.8 V, 2.5 V) (CSI mode) (master mode, SCKp... internal clock output)

Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	
SIp setup time (to SCKp↑) ^{Note 1}	tsıĸ1	$\begin{array}{l} 2.7 \ V \leq V_{DD} \leq 3.6 \ \text{V}, \ 2.3 \ V \leq V_{b} \leq 2.7 \ \text{V}, \\ C_{b} = 30 \ \text{pF}, \ R_{b} = 2.7 \ \text{k}\Omega \end{array}$	177		479		ns
		$\label{eq:VDD} \begin{array}{l} 1.8 \ V \leq V_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V \ \mbox{Note 3}, \\ C_b = 30 \ p\mbox{F}, \ R_b = 5.5 \ \mbox{k}\Omega \end{array}$	479		479		ns
SIp hold time (from SCKp↑) ^{Note 1}	tksi1	$\label{eq:VDD} \begin{array}{l} 2.7 \ V \leq V_{DD} \leq 3.6 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	19		19		ns
		$\label{eq:VDD} \begin{array}{l} 1.8 \ V \leq V_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V \ \mbox{Note 3}, \\ C_b = 30 \ p\mbox{F}, \ R_b = 5.5 \ \mbox{k}\Omega \end{array}$	19		19		ns
Delay time from SCKp↓ to SOp output ^{Note 1}	tkso1	$\label{eq:VDD} \begin{array}{l} 2.7 \ V \leq V_{DD} \leq 3.6 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$		195		195	ns
		$\label{eq:VDD} \begin{array}{l} 1.8 \ V \leq V_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V \ \mbox{Note 3}, \\ C_b = 30 \ p\mbox{F}, \ R_b = 5.5 \ \mbox{k}\Omega \end{array}$		483		483	ns
SIp setup time (to SCKp↓) ^{Note 2}	tsiĸ1	$\begin{array}{l} 2.7 \ V \leq V_{DD} \leq 3.6 \ \text{V}, \ 2.3 \ \text{V} \leq V_{b} \leq 2.7 \ \text{V}, \\ C_{b} = 30 \ \text{pF}, \ R_{b} = 2.7 \ \text{k}\Omega \end{array}$	44		110		ns
		$\label{eq:VDD} \begin{array}{l} 1.8 \ V \leq V_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V \ \mbox{Note 3}, \\ C_b = 30 \ p\mbox{F}, \ R_b = 5.5 \ \mbox{k}\Omega \end{array}$	110		110		ns
SIp hold time (from SCKp↓) ^{Note 2}	tksi1	$\begin{array}{l} 2.7 \ V \leq V_{DD} \leq 3.6 \ \text{V}, \ 2.3 \ V \leq V_{b} \leq 2.7 \ \text{V}, \\ C_{b} = 30 \ \text{pF}, \ R_{b} = 2.7 \ \text{k}\Omega \end{array}$	19		19		ns
		$\label{eq:VDD} \begin{array}{l} 1.8 \ V \leq V_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V \ \mbox{Note 3}, \\ C_b = 30 \ p\mbox{F}, \ R_b = 5.5 \ \mbox{k}\Omega \end{array}$	19		19		ns
Delay time from SCKp↑ to SOp output ^{Note 2}	tkso1	$\begin{array}{l} 2.7 \; V \leq V_{DD} \leq 3.6 \; V, 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$		25		25	ns
		$\label{eq:VDD} \begin{array}{l} 1.8 \mbox{ V} \leq \mbox{ V}_{DD} < 3.3 \mbox{ V}, \mbox{ 1.6 } \mbox{ V} \leq \mbox{ V}_b \leq 2.0 \mbox{ V} \mbox{ Note 3}, \\ C_b = 30 \mbox{ pF}, \mbox{ R}_b = 5.5 \Omega \end{array}$		25		25	ns

$(T_A = -40 \text{ to } +85 \text{ °C}, 1.8 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{V}_{SS} = 0 \text{ V})(2/2)$

Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.


Note 2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

 $\label{eq:Note 3.} \qquad \text{Use it with } V_{\text{DD}} \geq V_{\text{b}}.$

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.


(Remarks are listed on the next page.)






CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)

CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)





Remark p: CSI number (p = 00, 10, 20, 30), m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), g: PIM and POM number (g = 0, 1, 3, 4, 8)

RENESAS



CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)





Remark
 p: CSI number (p = 00, 10, 20, 30), m: Unit number (m = 0, 1),

 n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3, 4, 8)

RENESAS

(3) I²C fast mode plus

(TA = -40 to +85 °C, 2.7 V \leq VDD \leq 3.6 V, Vss = 0 V)

Parameter	Symbol	Conditions		HS (high-speed main) Mode		LS (low-speed main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	1
SCLA0 clock frequency	fscL	Fast mode plus: fc∟k ≥ 10 MHz	$2.7~V \leq V \text{DD} \leq 3.6~V$	0	1000	-	_	kHz
Setup time of restart condi- tion	tsu: STA	$2.7~V \leq V_{DD} \leq 3.6~V$		0.26		-	-	μs
Hold time Note 1	thd: STA	$2.7~V \leq V_{DD} \leq 3.6~V$		0.26		-	_	μs
Hold time when SCLA0 = "L"	tLOW	$2.7~\text{V} \leq \text{V}\text{DD} \leq 3.6~\text{V}$		0.5		_	_	μs
Hold time when SCLA0 = "H"	tнigн	$2.7~\text{V} \leq \text{V}\text{DD} \leq 3.6~\text{V}$		0.26		_	_	μS
Data setup time (reception)	tsu: dat	$2.7~\text{V} \leq \text{V}\text{DD} \leq 3.6~\text{V}$		50		_	_	ns
Data hold time (transmis- sion) Note 2	thd: dat	$2.7~V \leq V \text{DD} \leq 3.6~V$		0	0.45	-	_	μs
Setup time of stop condi- tion	tsu: sto	$2.7~V \le V \text{DD} \le 3.6~V$		0.26			_	μS
Bus-free time	t BUF	$2.7~V \leq V_{DD} \leq 3.6~V$		0.5		-	_	μs


Note 1. The first clock pulse is generated after this period when the start/restart condition is detected.

Note 2. The maximum value (MAX.) of tHD: DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Remark The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode plus: Cb = 120 pF, Rb = 1.1 k Ω

IICA serial transfer timing



Parameter	Symbol		Conditions	MIN	TYP	MAX	Unit
Conversion time	Tconv	High-speed mode ADCSR.ADHSC = 0 ADSSTRn = 28H	$2.7 \text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{DD} \leq \text{V}_{DD} \leq 3.6 \text{ V}$ Permissible signal source impedance max = $0.3 \text{ k}\Omega$ ADCLK = 24 MHz	Note 3	_	-	μs
			$\label{eq:linear} \begin{array}{l} 2.4 \ V \leq AV_{REFP} \leq AV_{DD} \leq V_{DD} \leq 3.6 \ V \\ Permissible signal source impedance \\ max = 1.3 \ k\Omega \\ ADCLK = 16 \ MHz \end{array}$	Note 3	_	_	μs
		Normal mode ADCSR.ADHSC = 1 ADSSTRn = 28H	$\begin{array}{l} 2.7 \ V \leq AV_{REFP} \leq AV_{DD} \leq V_{DD} \leq 3.6 \ V \\ Permissible \ signal \ source \ impedance \\ max = 1.1 \ k\Omega \\ ADCLK = 24 \ MHz \end{array}$	Note 3	_	_	μs
			$\begin{array}{l} 2.4 \ V \leq AV_{REFP} \leq AV_{DD} \leq V_{DD} \leq 3.6 \ V \\ Permissible \ signal \ source \ impedance \\ max = 2.2 \ k\Omega \\ ADCLK = 16 \ MHz \end{array}$	Note 3	-	-	μs
			$\begin{array}{l} 2.0 \ V \leq AV_{REFP} \leq AV_{DD} \leq V_{DD} \leq 3.6 \ V \\ Permissible \ signal \ source \ impedance \\ max = 5 \ k\Omega \\ ADCLK = 8 \ MHz \end{array}$	Note 3	_	_	μs
Overall error	AINL	High-speed mode ADCSR.ADHSC = 0 ADSSTRn = 28H	$2.7 \text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq \text{V}_{\text{DD}} \leq 3.6 \text{ V}$	-	Note 3	Note 3	LSB
			$2.4~V \leq AV_{REFP} \leq AV_{DD} \leq V_{DD} \leq 3.6~V$	—	Note 3	Note 3	LSB
		Normal mode ADCSR.ADHSC = 1 ADSSTRn = 28H	$2.7~\text{V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq \text{V}_{\text{DD}} \leq 3.6~\text{V}$	—	Note 3	Note 3	LSB
			$2.4~\text{V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq \text{V}_{\text{DD}} \leq 3.6~\text{V}$	—	Note 3	Note 3	LSB
			$2.0 \text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq \text{V}_{\text{DD}} \leq 3.6 \text{ V}$	—	Note 3	Note 3	LSB
Zero-scale error Note 1, Note 2	Ezs	High-speed mode ADCSR.ADHSC = 0 ADSSTRn = 28H Normal mode ADCSR.ADHSC = 1 ADSSTRn = 28H	$2.7 \text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq \text{V}_{\text{DD}} \leq 3.6 \text{ V}$	_	Note 3	Note 3	LSB
			$2.4 \text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq \text{V}_{\text{DD}} \leq 3.6 \text{ V}$	_	Note 3	Note 3	LSB
			$2.7 \text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq \text{V}_{\text{DD}} \leq 3.6 \text{ V}$	_	Note 3	Note 3	LSB
			$2.4 \text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq \text{V}_{\text{DD}} \leq 3.6 \text{ V}$	_	Note 3	Note 3	LSB
			$2.0 \text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq \text{V}_{\text{DD}} \leq 3.6 \text{ V}$	-	Note 3	±4.5	LSB
Full-scale error	EFS	High-speed mode	$2.7 \text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq \text{V}_{\text{DD}} \leq 3.6 \text{ V}$	—	Note 3	Note 3	LSB
Note 1, Note 2		ADCSR.ADHSC = 0 ADSSTRn = 28H	$2.4 \text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq \text{V}_{\text{DD}} \leq 3.6 \text{ V}$	—	Note 3	Note 3	LSB
		Normal mode	$2.7 \text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq \text{V}_{\text{DD}} \leq 3.6 \text{ V}$	—	Note 3	Note 3	LSB
		ADCSR.ADHSC = 1 ADSSTRn = 28H	$2.4 \text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq \text{V}_{\text{DD}} \leq 3.6 \text{ V}$	_	Note 3	Note 3	LSB
			$2.0 \text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq \text{V}_{\text{DD}} \leq 3.6 \text{ V}$	_	Note 3	±4.5	LSB
Differential linearity	DLE	High-speed mode ADCSR.ADHSC = 0 ADSSTRn = 28H	$2.7 \text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq \text{V}_{\text{DD}} \leq 3.6 \text{ V}$	-	Note 3	-	LSB
error			$2.4 \text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq \text{V}_{\text{DD}} \leq 3.6 \text{ V}$	-	Note 3	-	LSB
		Normal mode ADCSR.ADHSC = 1 ADSSTRn = 28H	$2.7 \text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq \text{V}_{\text{DD}} \leq 3.6 \text{ V}$	-	Note 3	-	LSB
			$2.4 \text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq \text{V}_{\text{DD}} \leq 3.6 \text{ V}$	-	Note 3	-	LSB
			$2.0 \text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq \text{V}_{\text{DD}} \leq 3.6 \text{ V}$	_	Note 3	-	LSB
Integral linearity error	ILE	High-speed mode ADCSR.ADHSC = 0 ADSSTRn = 28H	$2.7 \text{ V} \le \text{AV}_{\text{REFP}} \le \text{AV}_{\text{DD}} \le \text{V}_{\text{DD}} \le 3.6 \text{ V}$ $2.4 \text{ V} \le \text{AV}_{\text{REFP}} \le \text{AV}_{\text{DD}} \le \text{V}_{\text{DD}} \le 3.6 \text{ V}$		Note 3	Note 3	LSB LSB
		Normal mode	$2.7 \text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{AV}_{\text{DD}} \leq \text{V}_{\text{DD}} \leq 3.6 \text{ V}$	_	Note 3	Note 3	LSB
		ADCSR.ADHSC = 1 ADSSTRn = 28H	$2.4 \text{ V} \le \text{AV}_{\text{REFP}} \le \text{AV}_{\text{DD}} \le \text{V}_{\text{DD}} \le 3.6 \text{ V}$ $2.0 \text{ V} \le \text{AV}_{\text{REFP}} \le \text{AV}_{\text{DD}} \le \text{V}_{\text{DD}} \le 3.6 \text{ V}$		Note 3	Note 3	LSB LSB



2.8.3 Capacitor split method

(1) 1/3 bias method

(TA = -40 to +85 °C, 2.2 V \leq VDD \leq 3.6 V, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
VL4 voltage	VL4	C1 to C4 = 0.47 μ F Note 2		Vdd		V
VL2 voltage	VL2	C1 to C4 = 0.47 µF Note 2	2/3 V _{L4} - 0.1	2/3 VL4	2/3 V _{L4} + 0.1	V
VL1 voltage	V _{L1}	C1 to C4 = 0.47 µF Note 2	1/3 VL4 - 0.1	1/3 VL4	1/3 VL4 + 0.1	V
Capacitor split wait time Note 1	tvwait		100			ms

Note 1. This is the wait time from when voltage bucking is started (VLCON = 1) until display is enabled (LCDON = 1).

Note 2. This is a capacitor that is connected between voltage pins used to drive the LCD.

C1: A capacitor connected between CAPH and CAPL

C2: A capacitor connected between VL1 and GND

C3: A capacitor connected between VL2 and GND


C4: A capacitor connected between VL4 and GND

C1 = C2 = C3 = C4 = 0.47 μ F \pm 30%



3.2 100-pin products

R5F11MPEAFB, R5F11MPFAFB, R5F11MPGAFB





Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious properly damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Refer to "http://www.renesas.com/" for the latest and detailed information

RENESAS

SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

California Eastern Laboratories, Inc. 4950 Patrick Henry Drive, Santa Clara, California 95054-1817, U.S.A. Tel: +1-408-919-2500, Fax: +1-408-988-0279 Renesas Electronics Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900 Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Dusseldorf, Germany Tel: +49-211-6503-0, Fax: +44-1628-585-900 Renesas Electronics (Fina) Co., Ltd. Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tel: +86-10-8235-1155, Fax: +86-10-8235-7679 Renesas Electronics (Shanghai) Co., Ltd. Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333 Tel: +86-21-2226-0880, Fax: +862-1228-0999 Renesas Electronics Ghanghai) Co., Ltd. Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333 Tel: +86-22-56080, Fax: +852 2080-9022 Renesas Electronics Injunctury Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +852-26-6080, Fax: +852 2080-9022 Renesas Electronics Injunctury Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +852-26-6080, Fax: +852 2080-9022 Renesas Electronics Injunctury Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +852-261-0830, Drax: +886 2-8175-9670 Renesas Electronics Injunctury Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +856-2613-0200, Fax: +868 2-8175-9670 Renesas Electronics Injunctury Place Place Htd. 80 Bendemeer Road, Unit #06-02 Hyfituk Innovation Centre, Singapore 339949 Tel: +856-2613-0200, Fax: +65-6213-0300 Renesas Electronics Injunctury Place Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +19-10-67208700, Fax: +65-6213-0300 Renesas Electronics Injunctury Place Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +62-632-6300, Fax: +65-6213-0200, Fax: +65-6213-0200, Fax: +65-6213-0200, Fax: +65-6213-0200,