



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	LCD, LVD, POR, PWM, WDT
Number of I/O	79
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	5.5K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 14x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LFQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f11mpeafb-50


Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### **1.3 Pin Configuration (Top View)**

### 1.3.1 80-pin products

• 80-pin plastic LFQFP (fine pitch) (12 ´ 12 mm, 0.5 mm pitch)



Caution Connect the REGC pin to VSS pin via a capacitor (0.47 to 1  $\mu$ F).


Remark 1. For pin identification, see 1.4 Pin Identification.

**Remark 2.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

RENESAS

## 1.5 Block Diagram

### 1.5.1 80-pin products





(1/3)

## 2.1 Absolute Maximum Ratings

Parameter	Symbols	Conditions	Ratings	Unit
Supply voltage	Vdd		-0.5 to +6.5	V
	AVDD	$AVDD \leq VDD$	-0.5 to +4.6	V
REGC pin input voltage	VIREGC	REGC	-0.3 to +2.8 and -0.3 to V <sub>DD</sub> + 0.3 <sup>Note 1</sup>	V
Input voltage	VI1	P00 to P07, P11 to P17, P30 to P37, P40 to P44, P50 to P57, P70 to P77, P80, P81, P125 to P127, P137, EXCLK, EXCLKS, RESET	-0.3 to V <sub>DD</sub> + 0.3 <sup>Note 2</sup>	V
	VI2	P60, P61 (N-ch open-drain)	-0.3 to +6.5	V
	VI4	IVCMP0	-0.7 to VDD + 0.7	V
	Vi5	P20, P21, P23 to P27, P100, P101, P103 to P107, P140 to P143, P150, P152 to P154	-0.3 to AV <sub>DD</sub> + 0.3 <sup>Note 3</sup>	V
Output voltage	V01	P00 to P07, P11 to P17, P30 to P37, P40 to P44, P50 to P57, P60, P61, P70 to P77, P80, P81, P125 to P127,P130	-0.3 to VDD + 0.3 Note 2	V
	Vo2	P20, P21, P23 to P27, P100, P101, P103 to P107, P140 to P143, P150, P152 to P154	-0.3 to AV <sub>DD</sub> + 0.3 <sup>Note 3</sup>	V
Analog input voltage	VAI1	ANI0 to ANI13	-0.3 to AVDD + 0.3 and AVREF(+) + 0.3 Notes 2, 4	V

#### Absolute Maximum Ratings (TA = 25°C)

Note 1. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μF). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.

Note 2. Must be 6.5 V or lower.


Note 3. Must be 4.6 V or lower.

Note 4. Do not exceed AVREF(+) + 0.3 V in case of A/D conversion target pin.


- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- Remark 1. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
- **Remark 2.** AVREF (+): + side reference voltage of the A/D converter.
- Remark 3. Vss: Reference voltage




AC Timing Test Points




External System Clock Timing




TI/TO Timing






Interrupt Request Input Timing










### 2.5 **Peripheral Functions Characteristics**

AC Timing Test Points



### 2.5.1 Serial array unit

### (1) During communication at same potential (UART mode)

Parameter	Symbol	Conditions	HS (high-s	speed main) Mode	LS (low-sp	peed main) Mode	Unit
Falametei	Symbol	Condutions	MIN.	MAX.	MIN.	MAX.	Onit
Transfer		$2.7~V \leq V_{DD} \leq 3.6~V$		fмск/6 Note 2		fмск/6	bps
rate <sup>Note 1</sup>		Theoretical value of the maxi- mum transfer rate fMCK = fCLK Note 3		4.0		1.3	Mbps
		$2.4~V \leq V \text{DD} \leq 3.6~V$		fмск/6 Note 2		fмск/6	bps
		Theoretical value of the maxi- mum transfer rate fMCK = fCLK Note 3		2.6		1.3	Mbps
		$1.8 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$				fMCK/6 Note 2	bps
		Theoretical value of the maxi- mum transfer rate fMCK = fCLK Note 3		_		1.3	Mbps

 $(TA = -40 \text{ to } +85 \text{ °C}, 1.8 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$ 

Note 1. Transfer rate in the SNOOZE mode is 4800 bps only.

Note 2. The following conditions are required for low voltage interface.

2.4 V  $\leq$  VDD < 2.7 V: MAX. 2.6 Mbps

1.8 V  $\leq$  VDD < 2.4 V: MAX. 1.3 Mbps

**Note 3.** The maximum operating frequencies of the CPU/peripheral hardware clock (fcLk) are: HS (high-speed main) mode: 24 MHz ( $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$ )

16 MHz (2.4 V  $\leq$  VDD  $\leq$  3.6 V)

LS (low-speed main) mode:  $\phantom{0}$  8 MHz (1.8 V  $\leq$  VDD  $\leq$  3.6 V)

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).



# (2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)

Parameter	Symbol	Conditions			HS (high-speed main) Mode		LS (low-speed main) Mode	
				MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tkCY1	tkcy1 ≥ fclk/2	$2.7 \text{ V} \leq \text{V}\text{DD} \leq 3.6 \text{ V}$	167		250		ns
SCKp high-/low-level width	tĸ∟1	$2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 3.$	6 V	tксү1/2 - 10		tксү1/2 - 50		ns
SIp setup time (to SCKp <sup>↑</sup> ) Note 1	tsiĸ1	$2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 3.$	6 V	33		110		ns
SIp hold time (from SCKp <sup>↑</sup> ) Note 2	tksi1	$2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 3.$	6 V	10		10		ns
Delay time from SCKp $\downarrow$ to SOp output $^{\text{Note 3}}$	tkso1	C = 20 pF Note 4			10		10	ns

#### (TA = -40 to +85 °C, 2.7 V $\leq$ VDD $\leq$ 3.6 V, Vss = 0 V)

Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

**Note 4.** C is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).


**Remark 1.** p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM and POM number (g = 4)

Remark 2. fMCK: Serial array unit operation clock frequency


(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))



#### Simplified I<sup>2</sup>C mode connection diagram (during communication at same potential)



#### Simplified I<sup>2</sup>C mode serial transfer timing (during communication at same potential)



- **Remark 1.**  $R_b[\Omega]$ : Communication line (SDAr) pull-up resistance,  $C_b[F]$ : Communication line (SCLr, SDAr) load capacitance **Remark 2.** r: IIC number (r = 00, 10, 20, 30), g: PIM number (g = 0, 1, 3, 4, 8),
- h: POM number (h = 0 to 3)
- Remark 3. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), mn = 00 to 03, 10 to 13)



### (8) Communication at different potential (1.8 V, 2.5 V) (CSI mode) (master mode, SCKp... internal clock output)

Parameter	Symbol	Conditions	HS (high-s Mc	peed main) ide	LS (low-sp Mo	Unit	
			MIN.	MAX.	MIN.	MAX.	
SIp setup time (to SCKp↑) <sup>Note 1</sup>	tsıĸ1	$\begin{array}{l} 2.7 \ V \leq V_{DD} \leq 3.6 \ \text{V}, \ 2.3 \ V \leq V_{b} \leq 2.7 \ \text{V}, \\ C_{b} = 30 \ \text{pF}, \ R_{b} = 2.7 \ \text{k}\Omega \end{array}$	177		479		ns
		$\begin{array}{l} 1.8 \ V \leq V_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V \ ^{Note \ 3}, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$	479		479		ns
SIp hold time (from SCKp↑) <sup>Note 1</sup>	tksi1	$\label{eq:VDD} \begin{array}{l} 2.7 \ V \leq V_{DD} \leq 3.6 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	19		19		ns
		$\label{eq:VDD} \begin{array}{l} 1.8 \ V \leq V_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V \ \mbox{Note 3}, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$	19		19		ns
Delay time from SCKp↓ to SOp	tkso1	$\begin{array}{l} 2.7 \; V \leq V_{DD} \leq 3.6 \; \text{V}, \ 2.3 \; V \leq V_{b} \leq 2.7 \; \text{V}, \\ C_{b} = 30 \; \text{pF}, \; \text{R}_{b} = 2.7 \; \text{k}\Omega \end{array}$		195		195	ns
output <sup>Note 1</sup>		$\label{eq:VDD} \begin{array}{l} 1.8 \ V \leq V_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V \ \mbox{Note 3}, \\ C_b = 30 \ p\mbox{F}, \ R_b = 5.5 \ \mbox{k}\Omega \end{array}$		483		483	ns
SIp setup time (to SCKp↓) <sup>Note 2</sup>	tsıĸı	$\begin{array}{l} 2.7 \ V \leq V_{DD} \leq 3.6 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	44		110		ns
		$\label{eq:VDD} \begin{array}{l} 1.8 \ V \leq V_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V \ \mbox{Note 3}, \\ C_b = 30 \ p\mbox{F}, \ R_b = 5.5 \ \mbox{k}\Omega \end{array}$	110		110		ns
SIp hold time (from SCKp↓) <sup>Note 2</sup>	tksi1	$\begin{array}{l} 2.7 \ V \leq V_{DD} \leq 3.6 \ \text{V}, \ 2.3 \ \text{V} \leq V_{b} \leq 2.7 \ \text{V}, \\ C_{b} = 30 \ \text{pF}, \ R_{b} = 2.7 \ \text{k}\Omega \end{array}$	19		19		ns
		$\label{eq:VDD} \begin{array}{l} 1.8 \ V \leq V_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V \ \mbox{Note 3}, \\ C_b = 30 \ p\mbox{F}, \ R_b = 5.5 \ \mbox{k}\Omega \end{array}$	19		19		ns
Delay time from SCKp↑ to SOp output <sup>Note 2</sup>	tkso1	$\begin{array}{l} 2.7 \; V \leq V_{DD} \leq 3.6 \; V,  2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$		25		25	ns
		$\label{eq:VDD} \begin{array}{l} 1.8 \mbox{ V} \leq \mbox{ V}_{DD} < 3.3 \mbox{ V}, \mbox{ 1.6 } \mbox{ V} \leq \mbox{ V}_b \leq 2.0 \mbox{ V} \mbox{ Note 3}, \\ C_b = 30 \mbox{ pF}, \mbox{ R}_b = 5.5   \Omega \end{array}$		25		25	ns

#### $(T_A = -40 \text{ to } +85 \text{ °C}, 1.8 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{V}_{SS} = 0 \text{ V})(2/2)$

**Note 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

Note 2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

 $\label{eq:Note 3.} \qquad \text{Use it with } V_{\text{DD}} \geq V_{\text{b}}.$ 

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)



### 2.5.2 Serial interface IICA

(1) I<sup>2</sup>C standard mode

### (Ta = -40 to +85 °C, 1.8 V $\leq$ VDD $\leq$ 3.6 V, Vss = 0 V)

Parameter	Symbol	Cc	nditions		speed main) ode	LS (low-spee	Unit	
				MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fscl	Standard mode:	$2.7~V \leq V_{\text{DD}} \leq 3.6~V$	0	100	0	100	kHz
		fclκ ≥ 1 MHz	$1.8~V \leq V_{DD} \leq 3.6~V$	_	—	0	100	kHz
Setup time of restart condi-	tsu: sta	$2.7~V \leq V_{DD} \leq 3.6~V_{DD}$	/	4.7		4.7		μS
tion		$1.8~V \le V_{DD} \le 3.6~V_{DD}$	/			4.7		μS
Hold time Note 1	thd: STA	$2.7~V \leq V_{DD} \leq 3.6~V_{DD}$	/	4.0		4.0		μS
		$1.8~V \le V_{DD} \le 3.6~V_{DD}$	/			4.0		μS
Hold time	tLOW	$2.7~V \leq V_{DD} \leq 3.6~V_{DD}$	/	4.7		4.7		μS
when SCLA0 = "L"		$1.8~V \le V_{DD} \le 3.6~V_{DD}$	/	-	<u> </u>	4.7		μS
Hold time	tніgн	$2.7~V \le V_{DD} \le 3.6~V_{DD}$	/	4.0		4.0		μS
when SCLA0 = "H"		$1.8~V \le V_{DD} \le 3.6~V_{DD}$	/	-		4.0		μS
Data setup time	tsu: dat	$2.7~V \le V_{DD} \le 3.6~V_{DD}$	/	250		250		ns
(reception)		$1.8~V \le V_{DD} \le 3.6~V_{DD}$	/			250		ns
Data hold time (transmis-	thd: dat	$2.7~V \le V_{DD} \le 3.6~V_{DD}$	/	0	3.45	0	3.45	μS
sion) Note 2		$1.8~V \le V_{DD} \le 3.6~V_{DD}$	/	-		0	3.45	μS
Setup time of stop condi-	tsu: sto	$2.7~V \le V_{DD} \le 3.6~V_{DD}$	/	4.0		4.0		μS
tion		$1.8~V \le V_{DD} \le 3.6~V_{DD}$	/		_	4.0		μS
Bus-free time	<b>t</b> BUF	$2.7~V \leq V_{\text{DD}} \leq 3.6~V_{\text{DD}}$	/	4.7		4.7		μS
		$1.8~V \le V_{DD} \le 3.6~V_{DD}$	/	-	<u> </u>	4.7		μS

Note 1. The first clock pulse is generated after this period when the start/restart condition is detected.

Note 2. The maximum value (MAX.) of the:DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

**Remark** The maximum value of C<sub>b</sub> (communication line capacitance) and the value of R<sub>b</sub> (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode: Cb = 400 pF, Rb = 2.7 k $\Omega$ 



### 2.6.3 D/A converter characteristics

### (1) When reference voltage = AVREFP, AVREFM

### (TA = -40 to +85 °C, 1.8 V $\leq$ AVREFP $\leq$ AVDD $\leq$ VDD $\leq$ 3.6 V, VSs = AVss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	Res				12	bit
Load resistance	R0		30			kΩ
Load capacitance	C0				50	pF
Output voltage range	Tout		0.35		AV <sub>DD</sub> - 0.47	V
Differential linearity error	DNL			±0.5	±1.0	LSB
Integral linearity error	AINL			±0.4	±8.0	LSB
Zero-scale error	Ezs				±20	mV
Full-scale error	Efs				±20	mV
Output resistance	Ro			5		Ω
Conversion time	tcon				30	μS

#### (2) When reference voltage = AVDD, AVss

### (TA = -40 to +85 °C, 1.8 V $\leq$ AVDD $\leq$ VDD $\leq$ 3.6 V, Vss = AVss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	Res				12	bit
Load resistance	R0		30			kΩ
Load capacitance	C0				50	pF
Output voltage range	Tout		0.35		AV <sub>DD</sub> - 0.47	V
Differential linearity error	DNL			±0.5	±2.0	LSB
Integral linearity error	AINL			±0.4	±8.0	LSB
Zero-scale error	Ezs				±30	mV
Full-scale error	Efs				±30	mV
Output resistance	Ro			5		Ω
Conversion time	tcon				30	μs



### 2.6.4 Comparator

Parameter	Symbol	Co	nditions	MIN.	TYP.	MAX.	Unit
Input voltage range	lvref			0		Vdd - 1.4	V
	lvcmp			-0.3		VDD + 0.3	V
Output delay	td	V <sub>DD</sub> = 3.0 V Input slew rate > 50 mV/µs	High-speed comparator mode, standard mode			1.2	μS
			High-speed comparator mode, window mode			2.0	μS
			Low-speed comparator mode, standard mode		3	5.0	μS
High-electric-poten- tial judgment voltage	VTW+	High-speed comparator mo	de, window mode		0.76 Vdd		V
Low-electric-potential judgment voltage	VTW-	High-speed comparator mo	de, window mode		0.24 VDD		V
Operation stabilization wait time	tсмр			100			μS
Internal reference voltage <sup>Note</sup>	Vbgr			1.38	1.45	1.50	V

(TA = -40 to +85 °C, 1.8 V  $\leq$  VDD  $\leq$  3.6 V, Vss = 0 V)

Note Not usable in LS (low-speed main) mode, sub-clock operation, or STOP mode.



# 2.6.5 Rail to rail Operational amplifier characteristics

Parameter	Symbol	Co	onditions	MIN	TYP	MAX	Unit
Circuit current	lcc1	Low-power consu	umption mode		10	16	μA
	lcc2	High-speed mode	e		210	350	μA
Common mode input	Vicm1	Low-power consu	umption mode	0.1	—	AVDD-0.1	V
range	Vicm2	High-speed mode	e	0.1	—	AVDD-0.1	V
Output voltage range	Vo1	Low-power consu	umption mode	0.1	—	AVDD-0.1	V
	Vo2	High-speed mode	Э	0.1	—	AVDD-0.1	V
Input offset voltage	Fioff	Low-power consu	Low-power consumption mode		—	10	mV
		High-speed mode	e	-5	—	5	mV
Open gain	Av				120	—	dB
Gain-bandwidth (GB)	GBW1	Low-power consu	umption mode		0.06	—	MHz
product	GBW2	High-speed mode	e		1	—	MHz
Phase margin	PM	CL = 22 pF		50	—	—	deg
Gain margin	GM	CL = 20 pF		10	—	—	dB
Equivalent input noise	Vnoise1	f = 1 kHz	Low-power		900	—	nV/√Hz
	Vnoise2	f = 10 kHz	consumption mode		450	—	nV/√Hz
	Vnoise3	f = 1 kHz	High-speed mode	_	80	_	nV/√Hz
	Vnoise4	f = 2 kHz		_	50	_	nV/√Hz
Power supply reduction ratio	PSRR			_	90	_	dB
Common mode signal reduction ratio	CMPR			_	90	_	dB
Operation stabilization wait time	Tturn1	CL = 20 pF	Low-power consumption mode		110	300	μs
	Tturn2	CL = 20 pF	High-speed mode		5	14	μs
Settling time	Tset1	CL = 20 pF	Low-power consumption mode	_	100	300	μs
	Tset2	CL = 20 pF	High-speed mode		4	14	μs
Slew rate	Tselw1	CL = 20 pF	Low-power consumption mode	0.01	0.04	_	V/µs
	Tselw2	CL = 20 pF	High-speed mode	0.3	0.7	_	V/µs
Load current	lload1	Low-power consu	umption mode	-110	—	110	μA
	lload2	High-speed mode	e	-110		110	μA
Load capacitance	CL			—	—	22	pF
Analog MUX ON resistance	Ron	One channel		_	_	1	kΩ

(TA = -40 to +85 °C, 2.2 V $\leq$ AVDD $\leq$ VDD $\leq$ 3.6 V, AV	Vss = Vss = 0 V)
--	------------------



## 2.7 Power supply voltage rising slope characteristics

#### (TA = -40 to +85 °C, Vss = 0 V)

Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Power supply voltage rising slope	SVDD			54	V/ms

Caution Make sure to keep the internal reset state by the LVD circuit or an external reset until VDD reaches the operating voltage range shown in 2.4 AC Characteristics.



# 2.8.3 Capacitor split method

### (1) 1/3 bias method

#### (TA = -40 to +85 °C, 2.2 V $\leq$ VDD $\leq$ 3.6 V, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
VL4 voltage	VL4	C1 to C4 = 0.47 $\mu$ F Note 2		Vdd		V
VL2 voltage	VL2	C1 to C4 = 0.47 µF Note 2	2/3 V <sub>L4</sub> - 0.1	2/3 VL4	2/3 V <sub>L4</sub> + 0.1	V
VL1 voltage	V <sub>L1</sub>	C1 to C4 = 0.47 µF Note 2	1/3 Vl4 - 0.1	1/3 VL4	1/3 VL4 + 0.1	V
Capacitor split wait time Note 1	tvwait		100			ms

Note 1. This is the wait time from when voltage bucking is started (VLCON = 1) until display is enabled (LCDON = 1).

Note 2. This is a capacitor that is connected between voltage pins used to drive the LCD.

C1: A capacitor connected between CAPH and CAPL

C2: A capacitor connected between VL1 and GND

C3: A capacitor connected between VL2 and GND


C4: A capacitor connected between VL4 and GND

C1 = C2 = C3 = C4 = 0.47  $\mu$ F $\pm$ 30%



## 2.12 Timing Specs for Switching Modes

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
How long from when an external reset ends until the initial communication settings are specified	tsuinit	POR and LVD reset must end before the external reset ends.			100	ms
How long from when the TOOL0 pin is placed at the low level until an external reset ends	tsu	POR and LVD reset must end before the external reset ends.	10			μS
Time to hold the TOOL0 pin at the low level after an external reset is released (excluding the processing time of the firmware to control the flash memory)		POR and LVD reset must end before the external reset ends.	1			ms



<1> The low level is input to the TOOL0 pin.

<2> The external reset ends (POR and LVD reset must end before the external reset ends.).

<3> The TOOL0 pin is set to the high level.

<4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.


- **Remark** tsuinit. The segment shows that it is necessary to finish specifying the initial communication settings within 100 ms from when the resets end.
  - tsu: How long from when the TOOL0 pin is placed at the low level until an external reset ends
  - tHD: Time to hold the TOOL0 pin at the low level after an external reset is released (excluding the processing time of the firmware to control the flash memory)



# **3. PACKAGE DRAWINGS**

### 3.1 80-pin products

R5F11MMDAFB, R5F11MMEAFB, R5F11MMFAFB





Rev. Date	Description		
	Date	Page	Summary
1.00	Aug 12, 2016		First Edition issued

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Caution: This product uses SuperFlash<sup>®</sup> technology licensed from Silicon Storage Technology, Inc.

All trademarks and registered trademarks are the property of their respective owners.

#### NOTES FOR CMOS DEVICES

- (1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN: Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between VIL (MAX) and VIH (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (MAX) and VIH (MIN).
- (2) HANDLING OF UNUSED INPUT PINS: Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.
- (3) PRECAUTION AGAINST ESD: A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.
- (4) STATUS BEFORE INITIALIZATION: Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.
- (5) POWER ON/OFF SEQUENCE: In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.
- (6) INPUT OF SIGNAL DURING POWER OFF STATE : Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

#### Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious properly damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Refer to "http://www.renesas.com/" for the latest and detailed information

# RENESAS

#### SALES OFFICES

**Renesas Electronics Corporation** 

http://www.renesas.com

California Eastern Laboratories, Inc. 4950 Patrick Henry Drive, Santa Clara, California 95054-1817, U.S.A. Tel: +1-408-919-2500, Fax: +1-408-988-0279 Renesas Electronics Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900 Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Dusseldorf, Germany Tel: +49-211-6503-0, Fax: +44-1628-585-900 Renesas Electronics (Fina) Co., Ltd. Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tel: +86-10-8235-1155, Fax: +86-10-8235-7679 Renesas Electronics (Shanghai) Co., Ltd. Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333 Tel: +86-21-2226-0880, Fax: +862-1228-0999 Renesas Electronics Ghanghai) Co., Ltd. Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333 Tel: +86-22-56080, Fax: +852 2080-9022 Renesas Electronics Injunctury Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +852-26-6080, Fax: +852 2080-9022 Renesas Electronics Injunctury Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +852-26-6080, Fax: +852 2080-9022 Renesas Electronics Injunctury Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +852-261-0830, Drax: +886 2-8175-9670 Renesas Electronics Injunctury Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +856-2613-0200, Fax: +868 2-8175-9670 Renesas Electronics Injunctury Place Place Htd. 80 Bendemeer Road, Unit #06-02 Hyfituk Innovation Centre, Singapore 339949 Tel: +856-2613-0200, Fax: +65-6213-0300 Renesas Electronics Injunctury Place Centre, No. 18, JIn Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +19-10-67208700, Fax: +65-6213-0300 Renesas Electronics Injunctury Place Centre, No. 18, JIn Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +62-632-6300, Fax: +65-6213-0200, Fax: +65-6213-0200, Fax: +65-6213-0200, Fax: +65-6213-0200,