

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I ² C, LINbus, SPI, UART/USART
Peripherals	LCD, LVD, POR, PWM, WDT
Number of I/O	79
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	5.5K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 14x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LFQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f11mpgafb-30

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

RL78/L1A 1. OUTLINE

○ ROM, RAM capacities

Products with USB


Flash ROM	Data Flash	RAM	RL78/L1A			
Flasii KOW	Data Flasii K		80 pins	100 pins		
128 KB	8 KB	5.5 KB	_	R5F11MPG		
96 KB	8 KB	5.5 KB	R5F11MMF	R5F11MPF		
64 KB	8 KB	5.5 KB	R5F11MME	R5F11MPE		
48 KB	8 KB	5.5 KB	R5F11MMD	_		

RL78/L1A 1. OUTLINE

1.2 Ordering Information

Pin Count	Package	Fields of Application	Orderable Part Number
80 pins	80-pin plastic LFQFP (12 × 12 mm, 0.5 mm pitch)	А	R5F11MMDAFB#30, R5F11MMEAFB#30, R5F111MFAFB#30 R5F11MMDAFB#50, R5F11MMEAFB#50, R5F11MMFAFB#50
100 pins	100-pin plastic LFQFP (14 × 14 mm, 0.5 mm pitch)	А	R5F11MPEAFB#30, R5F11MPFAFB#30, R5F11MPGAFB#30 R5F11MPEAFB#50, R5F11MPFAFB#50, R5F11MPGAFB#50

Figure 1 - 1 Part Number, Memory Size, and Package of RL78/L1A




Caution Orderable part numbers are current as of when this manual was published.

Please make sure to refer to the relevant product page on the Renesas website for the latest part numbers.

RL78/L1A 1. OUTLINE

1.5.2 100-pin products



(2/2)

				(2/2)				
		Item	80-pin	100-pin				
		item	R5F11MMx (x = D to F)	R5F11MPx (x = E to G)				
Clock output/b	buzzer oı	ıtput	2	2				
			 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 M (Main system clock: f_{MAIN} = 20 MHz operation) 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 k (Subsystem clock: f_{SUB} = 32.768 kHz operation) 	Hz, 8.192 kHz, 16.384 kHz, 32.768 kHz				
12-bit resoluti	ion A/D co	onverter	10 channels	14 channels				
12-bit resoluti	ion D/A c	onverter	2 channels	2 channels				
VREFOUT (ve	oltage ref	erence)	2.5 V/2.048 \	//1.8 V/1.5 V				
Operational a	Operational amplifier		3 channels	3 channels				
AN	AMPnO with analog MUX switch		2 channels (2 in-out/channel)	2 channels (4 in-out/channel)				
Comparator	Comparator		1 channel	1 channel				
Serial interface			CSI: 1 channel/UART: 1 channel/simplified I ² C: CSI: 1 channel/UART: 1 channel/simplified I ² C:	 CSI (SPI supported): 1 channel/UART (LIN-bus supported): 1 channel/simplified I²C: 1 channel CSI: 1 channel/UART: 1 channel/simplified I²C: 1 channel CSI: 1 channel/UART: 1 channel/simplified I²C: 1 channel CSI: 1 channel/UART: 1 channel/simplified I²C: 1 channel 				
		I ² C bus	1 channel	1 channel				
LCD controlle	_CD controller/driver		Internal voltage boosting method, capacitor split method, and external resistance division method are switchable.					
Se	egment si	gnal output	32 (28) Note 1	45 (41) Note 1				
Co	ommon si	gnal output	4 (8) Note 1					
Data transfer	controlle	r (DTC)	30 sources	30 sources				
Event link cor	ntroller (E	LC)	Event input: 22, Event trigger output: 8	Event input: 22, Event trigger output: 8				
Vectored inter	rrupt	Internal	31	31				
sources		External	9	9				
Key interrupt			8	8				
Reset			Reset by RESET pin Internal reset by watchdog timer Internal reset by power-on-reset Internal reset by voltage detector Internal reset by illegal instruction execution Note Internal reset by RAM parity error Internal reset by illegal-memory access	te 2				
Power-on-res	et circuit		Power-on-reset: 1.51 ±0.04 V Power-down-reset: 1.50 ±0.04 V					
Voltage detec	ctor	,	Rising edge: 1.88 V to 3.13 V (10 stages) Falling edge: 1.84 V to 3.06 V (10 stages)					
On-chip debu	ıg functioi	า	Provided	Provided				
Power supply	voltage		V _{DD} = 1.8 to 3.6 V					
Operating am	nbient tem	perature	T _A = -40 to +85 °C (A: Consumer applications)					

- Note 1. The number in parentheses indicates the number of signal outputs when 8 coms are used.
- Note 2. The illegal instruction is generated when instruction code FFH is executed.

 Reset by the illegal instruction execution not is issued by emulation with the in-circuit emulator or on-chip debug emulator.

2.3 DC Characteristics

2.3.1 Pin characteristics

(TA = -40 to +85 °C, 1.8 $V \le AVDD \le VDD \le 3.6 V$, AVss = Vss = 0 V)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, high Note 1	Іон1	Per pin for P00 to P07, P11 to P17, P30 to P37, P40 to P44, P50 to P57, P70 to P77, P80, P81, P125 to P127, P130				-10.0 Note 2	mA
	Іон2	P30 to P37, P40 to P44, P50 to P57,	$2.7 \text{ V} \le \text{AVDD} \le \text{VDD}$ $\le 3.6 \text{ V}$			-15.0	mA
			1.8 V ≤ AVDD ≤ VDD < 2.7 V			-7.0	mA
		Per pin for P20, P21, P23 to P27, P100, P101, P103 to P107, P140 to P143, P150, P152 to P154	$1.8 \text{ V} \le \text{AVDD} \le \text{VDD}$ $\le 3.6 \text{ V}$			-0.1 Note 2	mA
		Total of P20, P21, P23 to P27, P100, P101, P103 to P107, P140 to P143, P150, P152 to P154 (When duty = 70% Note 3)	$1.8 \text{ V} \le \text{AVDD} \le \text{VDD}$ $\le 3.6 \text{ V}$			-1.6	mA

- **Note 1.** Value of current at which the device operation is guaranteed even if the current flows from the VDD pin(IOH1), AVDD pin(IOH2) to an output pin.
- Note 2. However, do not exceed the total current value.
- **Note 3.** Specification under conditions where the duty factor is 70%.

The output current value that has changed the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = $(IOH \times 0.7)/(n \times 0.01)$
- <Example> Where n = 50% and IoH = -10.0 mA

Total output current of pins = $(-10.0 \times 0.7)/(50 \times 0.01)$ = -14.0 mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Caution P00-P02, P11, P12, P14, P35-P37, P40, P41, P43, P44, P80, P81 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(Ta = -40 to +85 °C, 1.8 V \leq AVDD \leq VDD \leq 3.6 V, AVss = Vss = 0 V)


Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input voltage, high	VIH1	Port P00 to P07, P11 to P17, P30 to P37, P40 to P44, P50 to P57, P70 to P77, P80 to P81, P125 to P127		0.8 VDD		VDD	V
	VIH2	For TTL mode supported ports	TTL input buffer $3.3 \text{ V} \le \text{VDD} \le 3.6 \text{ V}$	2.0		VDD	V
			TTL input buffer 1.8 V ≤ V _{DD} < 3.3 V	1.50		VDD	V
	VIH3	P20, P21, P23 to P27, P100, P101, P10 P143, P150, P152 to P154	0.7 AVDD		AVDD	V	
	VIH4	P60, P61		0.7 VDD		6.0	V
	VIH5	P121 to P124, P137, EXCLK, EXCLKS,	0.8 VDD		VDD	V	
Input voltage, low	VIL1	Port P00 to P07, P11 to P17, P30 to P37, P40 to P44, P50 to P57, P70 to P77, P80 to P81, P125 to P127	Normal input buffer	0		0.2 VDD	V
	VIL2	For TTL mode supported ports	TTL input buffer 3.3 V ≤ V _{DD} ≤ 3.6 V	0		0.5	V
			TTL input buffer 1.8 V ≤ V _{DD} < 3.3 V	0		0.32	V
	VIL3	P20, P21, P23 to P27, P100, P101, P10 P143, P150, P152 to P154	3 to P107, P140 to	0		0.3 AVDD	V
	VIL4	P60, P61		0		0.3 VDD	V
	VIL5	P121 to P124, P137, EXCLK, EXCLKS,	RESET	0		0.2 VDD	V

Caution The maximum value of Vih of pins P00 to P02, P11, P12, P14, P35 to P37, P40, P41. P43, P44, P80, P81 is VDD, even in the N-ch open-drain mode.


Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

Minimum Instruction Execution Time during Main System Clock Operation


Tcy vs Vdd (HS (high-speed main) mode)




Tcy vs Vdd (LS (low-speed main) mode)



UART mode connection diagram (during communication at same potential)



UART mode bit width (during communication at same potential) (reference)



Remark 1. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 3, 4, 8)

Remark 2. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00 to 03, 10 to 13))


(2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)

 $(TA = -40 \text{ to } +85 \text{ °C}, 2.7 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$


Parameter	Symbol Conditions		Conditions	HS (high-speed main Mode		LS (low-spee Mode	,	Unit
			MIN.	MAX.	MIN.	MAX.		
SCKp cycle time	tkcy1	tkcy1 ≥ fclk/2	$2.7~\text{V} \le \text{V}_{DD} \le 3.6~\text{V}$	167		250		ns
SCKp high-/low-level width	tKL1	$2.7 \text{ V} \leq \text{V}_{DD} \leq 3.$	$2.7 \text{ V} \le \text{Vdd} \le 3.6 \text{ V}$			tkcy1/2 - 50		ns
SIp setup time (to SCKp↑) Note 1	tsık1	$2.7 \text{ V} \leq \text{V}_{DD} \leq 3.$	6 V	33		110		ns
SIp hold time (from SCKp↑) Note 2	tksi1	$2.7 \text{ V} \leq \text{V}_{DD} \leq 3.$	$2.7~\text{V} \leq \text{Vdd} \leq 3.6~\text{V}$			10		ns
Delay time from SCKp↓ to SOp output Note 3	tkso1	C = 20 pF Note 4			10		10	ns

- Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 4. C is the load capacitance of the SCKp and SOp output lines.
- Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).
- Remark 1. p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM and POM number (g = 4)
- Remark 2. fmck: Serial array unit operation clock frequency
 (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,
 n: Channel number (mn = 00))

Simplified I²C mode connection diagram (during communication at same potential)



Simplified I²C mode serial transfer timing (during communication at same potential)



Remark 1. Rb[Ω]: Communication line (SDAr) pull-up resistance, Cb[F]: Communication line (SCLr, SDAr) load capacitance

Remark 2. r: IIC number (r = 00, 10, 20, 30), g: PIM number (g = 0, 1, 3, 4, 8), h: POM number (h = 0 to 3)

Remark 3. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1),

n: Channel number (n = 0, 2), mn = 00 to 03, 10 to 13)

(6) Communication at different potential (1.8 V, 2.5 V) (UART mode)

(TA = -40 to +85 °C, 1.8 V \leq VDD \leq 3.6 V, Vss = 0 V)(2/2)

Parameter	Symbol		Conditions	` •	HS (high-speed main) Mode		LS (low-speed main) Mode	
				MIN.	MAX.	MIN.	MAX.	
Transfer rate Note 2		transmission	$ 2.7 \ V \le V_{DD} \le 3.6 \ V, $ $ 2.3 \ V \le V_b \le 2.7 \ V $		Note 1	Note 1		bps
			Theoretical value of the maximum transfer rate $C_b = 50$ pF, $R_b = 2.7$ k Ω , $V_b = 2.3$ V		1.2 Note 2		1.2 Note 2	Mbps
			$\begin{array}{l} 1.8 \; V \leq V_{DD} < 3.3 \; V, \\ 1.6 \; V \leq V_{b} \leq 2.0 \; V \end{array}$		Notes 3, 4		Notes 3, 4	bps
			Theoretical value of the maximum transfer rate C_b = 50 pF, R_b = 5.5 k Ω , V_b = 1.6 V		0.43 Note 5		0.43 Note 5	Mbps

Note 1. The smaller maximum transfer rate derived by using fMck/6 or the following expression is the valid maximum transfer rate. Expression for calculating the transfer rate when $2.7 \text{ V} \le \text{VdD} \le 3.6 \text{ V}$ and $2.3 \text{ V} \le \text{Vb} \le 2.7 \text{ V}$

Maximum transfer rate =
$$\frac{1}{\left\{-C_b \times R_b \times \ln \left(1 - \frac{2.0}{V_b}\right)\right\} \times 3}$$
 [bps]

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\}}{\times 100 \text{ [\%]}}$$

$$(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}$$

- * This value is the theoretical value of the relative difference between the transmission and reception sides
- **Note 2.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 1 above to calculate the maximum transfer rate under conditions of the customer.
- Note 3. Use it with $VDD \ge Vb$.
- Note 4. The smaller maximum transfer rate derived by using fMck/6 or the following expression is the valid maximum transfer rate. Expression for calculating the transfer rate when 1.8 V \leq VDD < 3.3 V and 1.6 V \leq Vb \leq 2.0 V

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 [\%]$$

- * This value is the theoretical value of the relative difference between the transmission and reception sides
- **Note 5.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 4 above to calculate the maximum transfer rate under conditions of the customer.
- Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(7) Communication at different potential (2.5 V) (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)

(TA = -40 to +85 °C, 2.7 V \leq VDD \leq 3.6 V, Vss = 0 V)

Parameter	Symbol	Conditions		HS (high-speed Mode	d main)	LS (low-speed Mode	d main)	Unit
				MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tkCY1	tkcy1 ≥ 2/fclk	$ 2.7 \; V \leq V_{DD} < 3.6 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 20 \; pF, \; R_b = 1.4 \; k\Omega $	300		1150		ns
SCKp high-level width	tкн1	$ 2.7 \text{ V} \leq \text{V}_{DD} < 3 \\ 2.3 \text{ V} \leq \text{V}_{b} \leq 2.7 \\ C_{b} = 20 \text{ pF, Rb} = $	7 V,	tkcy1/2 - 120		tксү1/2 - 120		ns
SCKp low-level width	t _{KL1}	$ 2.7 \text{ V} \leq \text{V}_{DD} < 3 \\ 2.3 \text{ V} \leq \text{V}_{b} \leq 2.7 \\ C_{b} = 20 \text{ pF, Rb} = $	7 V,	tkcy1/2 - 10		tkcy1/2 - 50		ns
SIp setup time (to SCKp↑) Note 1	tsıĸ1	$ 2.7 \text{ V} \leq \text{V}_{DD} < 3 \\ 2.3 \text{ V} \leq \text{V}_{b} \leq 2.7 \\ C_{b} = 20 \text{ pF, Rb} = $	7 V,	121		479		ns
SIp hold time (from SCKp↑) Note 1	tksii	$ 2.7 \text{ V} \leq \text{V}_{DD} < 3 \\ 2.3 \text{ V} \leq \text{V}_{b} \leq 2.7 \\ C_{b} = 20 \text{ pF, Rb} = $	7 V,	10		10		ns
Delay time from SCKp↓ to SOp output Note 1	tkso1	$ 2.7 \text{ V} \leq \text{V}_{DD} < 3 \\ 2.3 \text{ V} \leq \text{V}_{b} \leq 2.7 \\ C_{b} = 20 \text{ pF, Rb} = 3 $	7 V,		130		130	ns
SIp setup time (to SCKp↓) Note 2	tsıĸ1	$2.7 \text{ V} \leq \text{V}_{DD} < 3$ $2.3 \text{ V} \leq \text{V}_{b} \leq 2.7$ $C_{b} = 20 \text{ pF, R}_{b} = 100 \text{ pF}$	V,	33		110		ns
SIp hold time (from SCKp↓) Note 2	tksii	$ 2.7 \text{ V} \leq \text{V}_{DD} < 3 \\ 2.3 \text{ V} \leq \text{V}_{b} \leq 2.7 \\ C_{b} = 20 \text{ pF, R}_{b} = 0 $	V,	10		10		ns
Delay time from SCKp↑ to SOp output Note 2	tkso1	$ 2.7 \ V \le V_{DD} < 3 \\ 2.3 \ V \le V_b \le 2.7 \\ C_b = 20 \ pF, \ R_b = 0 $	· V,		10		10	ns

Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

Note 2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

- Remark 1. Rb[i]: Communication line (SCKp, SOp) pull-up resistance, Cb[F]: Communication line (SCKp, SOp) load capacitance, Vb[V]: Communication line voltage
- Remark 2. p: CSI number (p = 00), m: Unit number (m = 0),


n: Channel number (n = 0), g: PIM and POM number (g = 4)

Remark 3. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00))

CSI mode connection diagram (during communication at different potential)



- Remark 1. $Rb[\Omega]$: Communication line (SOp) pull-up resistance, Cb[F]: Communication line (SOp) load capacitance, Vb[V]: Communication line voltage
- **Remark 2.** p: CSI number (p = 00, 10, 20, 30), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3, 4, 8)
- Remark 3. fmck: Serial array unit operation clock frequency
 (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 02, 10, 12))

(10) Communication at different potential (1.8 V, 2.5 V) (simplified I²C mode)

(TA = -40 to +85 °C, 1.8 V \leq VDD \leq 3.6 V, Vss = 0 V)

Parameter	Symbol	Conditions	HS (high-spee	ed main) Mode	LS (low-speed	d main) Mode	Unit
Parameter	Symbol	Conditions	MIN.	MAX.	MIN.	MAX.	Uniii
SCLr clock fre- quency	fscL	$ 2.7 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V}, \ 2.3 \text{ V} \leq \text{V}_{b} \leq 2.7 \text{ V}, \\ C_{b} = 50 \text{ pF}, \ R_{b} = 2.7 \text{ k}\Omega $		1000 Note 1		300 Note 1	kHz
		$ 2.7 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V}, \ 2.3 \text{ V} \leq \text{V}_{b} \leq 2.7 \text{ V}, $ $C_{b} = 100 \text{ pF}, \ R_{b} = 2.7 \text{ k}\Omega $		400 Note 1		300 Note 1	kHz
	$1.8~V \leq V_{DD} \leq 3.3~V,~1.6~V \leq V_{b} \leq 2.0~V~^{Note~2},$ $C_{b} = 100~pF,~R_{b} = 5.5~k\Omega$		400 Note 1		300 Note 1	kHz	
Hold time tLow when SCLr = "L"	tLow	$2.7 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V}, \ 2.3 \text{ V} \leq \text{V}_{b} < 2.7 \text{ V},$ $C_{b} = 50 \text{ pF}, \ R_{b} = 2.7 \text{ k}\Omega$	475		1550		ns
		$2.7 \text{ V} \leq \text{V}_{DD} < 3.6 \text{ V}, \ 2.3 \text{ V} \leq \text{V}_{b} < 2.7 \text{ V},$ $C_{b} = 100 \text{ pF}, \ R_{b} = 2.7 \text{ k}\Omega$	1150		1550		ns
		$1.8~V \leq V_{DD} \leq 3.3~V,~1.6~V \leq V_{b} \leq 2.0~V~\text{Note 2},$ $C_{b} = 100~\text{pF},~R_{b} = 5.5~\text{k}\Omega$	1550		1550		ns
Hold time thigh when SCLr = "H"	thigh	$ 2.7 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V}, \ 2.3 \text{ V} \leq \text{V}_{b} \leq 2.7 \text{ V}, $ $ C_{b} = 50 \text{ pF}, \ R_{b} = 2.7 \text{ k}\Omega $	200		610		ns
		$ 2.7 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V}, \ 2.3 \text{ V} \leq \text{V}_{b} \leq 2.7 \text{ V}, $ $ C_{b} = 100 \text{ pF}, \ R_{b} = 2.7 \text{ k}\Omega $	600		610		ns
		$1.8~V \leq V_{DD} \leq 3.3~V,~1.6~V \leq V_{b} \leq 2.0~V~\text{Note 2},$ $C_{b} = 100~\text{pF},~R_{b} = 5.5~\text{k}\Omega$	610		610		ns
Data setup time (reception)	tsu:dat	$2.7 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V}, \ 2.3 \text{ V} \leq \text{V}_{b} \leq 2.7 \text{ V},$ $C_{b} = 50 \text{ pF}, \ R_{b} = 2.7 \text{ k}\Omega$	1/fмск + 135 Note 3		1/fмск + 190 Note 3		ns
		$2.7 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V}, \ 2.3 \text{ V} \leq \text{V}_{b} < 2.7 \text{ V}, \\ C_{b} = 100 \text{ pF}, \ R_{b} = 2.7 \text{ k}\Omega$	1/fмcк + 190 Note 3		1/fмcк + 190 Note 3		ns
		$1.8~V \leq V_{DD} < 3.3~V,~1.6~V \leq V_{b} \leq 2.0~V~^{Note~2},$ $C_{b} = 100~pF,~R_{b} = 5.5~k\Omega$	1/fмск + 190 Note 3		1/fмск + 190 Note 3		ns
Data hold time (transmission)	thd:dat	$ 2.7 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V}, \ 2.3 \text{ V} \leq \text{V}_{b} < 2.7 \text{ V}, $ $C_{b} = 50 \text{ pF}, \ R_{b} = 2.7 \text{ k}\Omega $	0	305	0	305	ns
		$2.7 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V}, \ 2.3 \text{ V} \leq \text{V}_{b} \leq 2.7 \text{ V},$ $C_{b} = 100 \text{ pF, } R_{b} = 2.7 \text{ k}\Omega$	0	355	0	355	ns
		$1.8~V \le V_{DD} < 3.3~V,~1.6~V \le V_b \le 2.0~V~\text{Note 2},$ $C_b = 100~\text{pF},~R_b = 5.5~\text{k}\Omega$	0	405	0	405	ns

Note 1. The value must also be equal to or less than fMCK/4.

Note 2. Use it with $VDD \ge Vb$.

Note 3. Set the fмcκ value to keep the hold time of SCLr = "L" and SCLr = "H".

Caution Select the TTL input buffer and the N-ch open drain output (VDD tolerance) mode for the SDAr pin and the N-ch open drain output (VDD tolerance) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)

2.6.6 General purpose Operational amplifier characteristics

(Ta = -40 to +85 °C, 1.8 V \leq AVDD \leq VDD \leq 3.6 V, AVss = Vss = 0 V)

Parameter	Symbol	Co	onditions	MIN.	TYP.	MAX.	Unit
Circuit current	lcc1	Low-power cons	umption mode		2	4	μΑ
	lcc2	High-speed mod	е		140	280	μΑ
Common mode input range	Vicm1	Low-power cons	umption mode	0.2		AVDD-0.5	V
	Vicm2	High-speed mod	е	0.3		AVDD-0.6	V
Output voltage range	Vo1	Low-power cons	Low-power consumption mode			AVDD-0.1	V
	Vo2	High-speed mod	е	0.1		AVDD-0.1	V
Input offset voltage	Fioff	3σ		-10		+10	mV
Open gain	Av			60	120		dB
Gain-bandwidth (GB) product	GBW1	Low-power cons	Low-power consumption mode		0.04		MHz
	GBW2	High-speed mod	е		1.7		MHz
Phase margin	PM	CL = 20 pF		50			deg
Gain margin	GM	CL = 20 pF		10			dB
Equivalent input noise	Vnoise1	f = 1 kHz	Low-power con-		230		nV/√Hz
	Vnoise2	f = 10 kHz	sumption mode		200		nV/√Hz
	Vnoise3	f = 1 kHz	High-speed mode		90		nV/√Hz
	Vnoise4	f = 2 kHz			70		nV/√Hz
Power supply reduction ratio	PSRP				90		dB
Common mode signal reduction ratio	CMPR				90		dB
Operation stabilization wait time	Tstd1	CL = 20 pF	Low-power con- sumption mode			650	μS
	Tstd2	CL = 20 pF	High-speed mode			13	μS
Settling time	Tset1	CL = 20 pF	Low-power con- sumption mode			750	μS
	Tset2	CL = 20 pF	High-speed mode			13	μS
Slew rate	Tselw1	CL = 20 pF	Low-power con- sumption mode		0.02		V/μs
	Tselw2	CL = 20 pF	High-speed mode		1.1		V/μs
Load current	lload1	Low-power cons	umption mode	-100		100	μА
	lload2	High-speed mode		-100		100	μА
Load capacitance	CL					20	pF

LVD Detection Voltage of Interrupt & Reset Mode

(TA = -40 to +85 °C, VPDR \leq VDD \leq 3.6 V, Vss = 0 V)

Parameter	Symbol		Cond	itions	MIN.	TYP.	MAX.	Unit
Interrupt and reset	VLVDB0	VPOC0,	VPOC1, VPOC2 = 0, 0, 1, fal	ling reset voltage: 1.8 V	1.80	1.84	1.87	V
mode	VLVDB1		LVIS0, LVIS1 = 1, 0	Rising release reset voltage	1.94	1.98	2.02	V
				Falling interrupt voltage	1.90	1.94	1.98	V
	VLVDB2		LVIS0, LVIS1 = 0, 1	Rising release reset voltage	2.05	2.09	2.13	V
				Falling interrupt voltage	2.00	2.04	2.08	V
	VLVDB3		LVIS0, LVIS1 = 0, 0	Rising release reset voltage	3.07	3.13	3.19	V
				Falling interrupt voltage	3.00	3.06	3.12	V
	VLVDC0	VPOC0,	VPOC1, VPOC2 = 0, 1, 0, falling reset voltage: 2.4 V			2.45	2.50	V
	VLVDC1		LVIS0, LVIS1 = 1, 0	Rising release reset voltage	2.56	2.61	2.66	V
				Falling interrupt voltage	2.50	2.55	2.60	V
	VLVDC2		LVIS0, LVIS1 = 0, 1	Rising release reset voltage	2.66	2.71	2.76	V
				Falling interrupt voltage	2.60	2.65	2.70	V
	VLVDD0	VPOC0,	VPOC1, VPOC2 = 0, 1, 1, fal	ling reset voltage: 2.7 V	2.70	2.75	2.81	V
	VLVDD1		LVIS0, LVIS1 = 1, 0	Rising release reset voltage	2.86	2.92	2.97	V
				Falling interrupt voltage	2.80	2.86	2.91	V
	VLVDD2		LVIS0, LVIS1 = 0, 1	Rising release reset voltage	2.96	3.02	3.08	V
				Falling interrupt voltage	2.90	2.96	3.02	V

2.6.11 Low-resistance switch

 T_{A} = -40 to + $85^{\circ}C,~1.8~V \leq AV_{DD} \leq V_{DD} \leq 3.6~V,~AV_{SS}$ = V_{SS} = 0 V

Parameter	Symbo	Conditions	MIN	TYP	MAX	Unit
ON resistance 1	Ron1	AMP0OPD, AMP1OPD		16	50	
		Load current < 0.1 mA	_	10	30	Ω
ON resistance 2	Ron2	AMP2OPD		10	30	22
		Load current < 0.1 mA	_	10	30	
Load current	Icas	_	_	_	0.1	mA

[Reference value for design (not guaranteed)]

We can provide the design reference values for the low-resistance switch. Note, however, that these values are not guaranteed and can only be used as a reference when using this function. See below for details.

TA = 0 to + 50° C, $2.0 \text{ V} \le \text{AVDD} \le \text{VDD} \le 3.6 \text{ V}$, AVss = Vss = 0 V

Parameter	Symbol	Conditions	MIN	TYP	MAX	Unit
ON resistance 1 Note 1, Note 2	Ron1	AMP0OPD, AMP1OPD		Note 3	26	
		Load current < 0.1 mA	_	ivote 3	20	0
ON resistance 2 Note 1, Note 2	Ron2	AMP2OPD		Note 3	15	Ω
		Load current < 0.1 mA	_	ivote 3	15	
Load current	Icas	_	_	_	Note 3	mA

- **Note 1.** MAX. value is the average value $\pm 3\sigma$ at normalized distribution.
- **Note 2.** These values are the results of characteristic evaluation.
- Note 3. The reference value is not available.




2.9 RAM data retention characteristics

$(TA = -40 \text{ to } +85 ^{\circ}\text{C}, Vss = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR		1.46 Note		3.6	V

Note The value depends on the POR detection voltage. When the voltage drops, the RAM data is retained before a POR reset is effected, but RAM data is not retained when a POR reset is effected.



2.10 Flash Memory Programming Characteristics

$(T_A = -40 \text{ to } +85 \text{ °C}, 1.8 \text{ V} \le V_{DD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
System clock frequency	fclk	$2.4 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$		1		24	MHz
Number of code flash rewrites Notes 1, 2, 3	Cerwr	Retained for 20 years	TA = 85°C	1,000			Times
Number of data flash rewrites		Retained for 1 year	TA = 25°C		1,000,000		
Notes 1, 2, 3		Retained for 5 years	TA = 85°C	100,000			
		Retained for 20 years	TA = 85°C	10,000			

Note 1. 1 erase + 1 write after the erase is regarded as 1 rewrite. The retaining years are until next rewrite after the rewrite.

2.11 Dedicated Flash Memory Programmer Communication (UART)

(Ta = -40 to +85 °C, 1.8 V \leq VDD \leq 3.6 V, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		During serial programming	115,200		1,000,000	bps

Note 2. When using flash memory programmer and Renesas Electronics self programming library

Note 3. These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.

REVISION HISTORY	RL78/L1A Datasheet
------------------	--------------------

Rev. Date		Description	
IXEV.	Rev. Date	Page	Summary
1.00	Aug 12, 2016	_	First Edition issued

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Caution: This product uses SuperFlash® technology licensed from Silicon Storage Technology, Inc.

All trademarks and registered trademarks are the property of their respective owners.

Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the
- 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below

"Standard": Computers: office equipment: communications equipment: test and measurement equipment: audio and visual equipment: home electronic appliances: machine tools: personal electronic equipment: and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics
- nt may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

California Eastern Laboratories, Inc.

4590 Patrick Henry Drive, Santa Clara, California 95054-1817, U.S.A Tel: +1-408-919-2500, Fax: +1-408-988-0279

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, German Tel: +49-211-6503-0, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333 Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

Renesas Electronics Hong Kong Limited

ntury Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong t 1601-1611, 16/F., Tower 2, Grand Cen : +852-2265-6688, Fax: +852 2886-9022

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949 Tel: +65-6213-0200, Fax: +65-6213-0300

Renesas Electronics Malaysia Sdn.Bhd.

Unit 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics India Pvt. Ltd.
No.777C, 100 Feet Road, HAL II Stage, Indiranagar, Bangalore, India Tel: +91-80-67208700, Fax: +91-80-67208777

Renesas Electronics Korea Co., Ltd. 12F., 234 Teheran-ro, Gangnam-Gu, Seoul, 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141

© 2016 Renesas Electronics Corporation. All rights reserved. Colophon 5.0