



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	8051
Core Size	8-Bit
Speed	50MHz
Connectivity	SMBus (2-Wire/I <sup>2</sup> C), LINbus, SPI, UART/USART
Peripherals	POR, PWM, Temp Sensor, WDT
Number of I/O	25
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1.25K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.25V
Data Converters	A/D 25x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	32-VFQFN Exposed Pad
Supplier Device Package	32-QFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f540-im

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# C8051F54x

Figure 24.3. PCA Interrupt Block Diagram	252
Figure 24.4. PCA Capture Mode Diagram	254
Figure 24.5. PCA Software Timer Mode Diagram	255
Figure 24.6. PCA High-Speed Output Mode Diagram	256
Figure 24.7. PCA Frequency Output Mode	257
Figure 24.8. PCA 8-Bit PWM Mode Diagram	258
Figure 24.9. PCA 9, 10 and 11-Bit PWM Mode Diagram	259
Figure 24.10. PCA 16-Bit PWM Mode	260
Figure 24.11. PCA Module 2 with Watchdog Timer Enabled	261
Figure 25.1. Typical C2 Pin Sharing	272



# C8051F54x

SFR Definition 21.6. SBRLL0: UART0 Baud Rate Generator	Reload Low Byte 213
SFR Definition 21.5. SBRLH0: UART0 Baud Rate Generator	Reload High Byte 213
SFR Definition 22.1. SPI0CFG: SPI0 Configuration	
SFR Definition 22.2. SPI0CN: SPI0 Control	
SFR Definition 22.3. SPI0CKR: SPI0 Clock Rate	
SFR Definition 22.4. SPI0DAT: SPI0 Data	
SFR Definition 23.1. CKCON: Clock Control	
SFR Definition 23.2. TCON: Timer Control	
SFR Definition 23.3. TMOD: Timer Mode	
SFR Definition 23.4. TL0: Timer 0 Low Byte	
SFR Definition 23.5. TL1: Timer 1 Low Byte	
SFR Definition 23.6. TH0: Timer 0 High Byte	
SFR Definition 23.7. TH1: Timer 1 High Byte	
SFR Definition 23.8. TMR2CN: Timer 2 Control	
SFR Definition 23.9. TMR2RLL: Timer 2 Reload Register Lov	v Byte 241
SFR Definition 23.10. TMR2RLH: Timer 2 Reload Register H	gh Byte 241
SFR Definition 23.11. TMR2L: Timer 2 Low Byte	
SFR Definition 23.12. TMR2H Timer 2 High Byte	
SFR Definition 23.13. TMR3CN: Timer 3 Control	
SFR Definition 23.14. TMR3RLL: Timer 3 Reload Register Lo	w Byte 247
SFR Definition 23.15. TMR3RLH: Timer 3 Reload Register H	gh Byte 247
SFR Definition 23.16. TMR3L: Timer 3 Low Byte	
SFR Definition 23.17. TMR3H Timer 3 High Byte	
SFR Definition 24.1. PCA0CN: PCA Control	
SFR Definition 24.2. PCA0MD: PCA Mode	
SFR Definition 24.3. PCA0PWM: PCA PWM Configuration	
SFR Definition 24.4. PCA0CPMn: PCA Capture/Compare Mc	de
SFR Definition 24.5. PCA0L: PCA Counter/Timer Low Byte	
SFR Definition 24.6. PCA0H: PCA Counter/Timer High Byte .	
SFR Definition 24.7. PCA0CPLn: PCA Capture Module Low I	3yte 268
SFR Definition 24.8. PCA0CPHn: PCA Capture Module High	Byte



#### 5.3.2. Setting the Gain Value

The three programmable gain registers are accessed indirectly using the ADC0H and ADC0L registers when the GAINEN bit (ADC0CF.0) bit is set. ADC0H acts as the address register, and ADC0L is the data register. The programmable gain registers can only be written to and cannot be read. See Gain Register Definition 5.1, Gain Register Definition 5.2, and Gain Register Definition 5.3 for more information.

The gain is programmed using the following steps:

- 1. Set the GAINEN bit (ADC0CF.0)
- 2. Load the ADC0H with the ADC0GNH, ADC0GNL, or ADC0GNA address.
- 3. Load ADC0L with the desired value for the selected gain register.
- 4. Reset the GAINEN bit (ADC0CF.0)

#### Notes:

- 1. An ADC conversion should not be performed while the GAINEN bit is set.
- 2. Even with gain enabled, the maximum input voltage must be less than V<sub>REGIN</sub> and the maximum voltage of the signal after gain must be less than or equal to V<sub>REF</sub>.

In code, changing the value to 0.44 gain from the previous example looks like:

// in 'C':	
ADC0CF  = 0x01;	// GAINEN = 1
ADC0H = 0x04;	// Load the ADC0GNH address
ADC0L = 0x6C;	// Load the upper byte of 0x6CA to ADC0GNH
ADC0H = 0x07;	<pre>// Load the ADC0GNL address</pre>
ADC0L = 0xA0;	// Load the lower nibble of 0x6CA to ADC0GNL
ADC0H = 0x08;	<pre>// Load the ADC0GNA address</pre>
ADC0L = 0x01;	// Set the GAINADD bit
ADC0CF &= ~0x01;	// GAINEN = 0
; in assembly	
ORL ADC0CF,#01H	; GAINEN = 1
MOV ADC0H,#04H	; Load the ADC0GNH address
MOV ADC0L,#06CH	; Load the upper byte of 0x6CA to ADC0GNH
MOV ADC0H,#07H	; Load the ADC0GNL address
MOV ADC0L,#0A0H	; Load the lower nibble of 0x6CA to ADC0GNL
MOV ADC0H,#08H	; Load the ADC0GNA address
MOV ADC0L,#01H	
	; Set the GAINADD bit
ANL ADC0CF,#0FEH	; Set the GAINADD bit ; GAINEN = 0



## 6.2. Electrical Characteristics

#### **Table 6.2. Global Electrical Characteristics**

-40 to +125 °C, 24 MHz system clock unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
Supply Input Voltage (V <sub>REGIN</sub> )		1.8		5.25	V
Digital Supply Voltage (V <sub>DD</sub> )	System Clock < 25 MHz	$V_{RST}^{1}$		2.75	V
	System Clock > 25 MHz	2		2.75	v
Analog Supply Voltage (VDDA)	System Clock < 25 MHz	$V_{RST}^{1}$		2.75	V
(Must be connected to $V_{DD}$ )	System Clock > 25 MHz	2		2.75	v
Port I/O Supply Voltage (V <sub>IO</sub> )	Normal Operation	1.8 <sup>2</sup>		5.25	V
Digital Supply RAM Data Retention Voltage		—	1.5		V
SYSCLK (System Clock) <sup>3</sup>		0		50	MHz
T <sub>SYSH</sub> (SYSCLK High Time)		9		—	ns
T <sub>SYSL</sub> (SYSCLK Low Time)		9			ns
Specified Operating Temperature Range		-40		+125	°C
Digital Supply Current—CPU	Active (Normal Mode, fetching instru-	ctions f	rom Fla	ish)	
$I_{DD}^4$	V <sub>DD</sub> = 2.1 V, F = 200 kHz		85		μA
	V <sub>DD</sub> = 2.1 V, F = 1.5 MHz	_	600		μΑ
	V <sub>DD</sub> = 2.1 V, F = 25 MHz	_	9.2	11	mA
	V <sub>DD</sub> = 2.1 V, F = 50 MHz		17	21	mA
I <sub>DD</sub> <sup>4</sup>	V <sub>DD</sub> = 2.6 V, F = 200 kHz	_	120	—	μA
	V <sub>DD</sub> = 2.6 V, F = 1.5 MHz	_	920	-	μΑ
	V <sub>DD</sub> = 2.6 V, F = 25 MHz	_	13	21	mA
	V <sub>DD</sub> = 2.6 V, F = 50 MHz	_	22	33	mA
I <sub>DD</sub> Supply Sensitivity <sup>4</sup>	F = 25 MHz		68	—	%/V
	F = 1 MHz		77	<u> </u>	%/V
I <sub>DD</sub> Frequency Sensitivity 4,5	$V_{DD} = 2.1 \text{ V}, \text{ F} \le 12.5 \text{ MHz}, \text{ T} = 25 \text{ °C}$		0.43		mA/MHz
	V <sub>DD</sub> = 2.1 V, F > 12.5 MHz, T = 25 °C		0.33		mA/MHz
	$V_{DD} = 2.6 \text{ V}, \text{ F} \le 12.5 \text{ MHz}, \text{ T} = 25 \text{ °C}$	_	0.60		mA/MHz
	V <sub>DD</sub> = 2.6 V, F > 12.5 MHz, T = 25 °C	—	0.42		mA/MHz

Notes:

**1.** Given in Table 6.4 on page 52.

Given in Table 0.4 on page 02.
 V<sub>IO</sub> should not be lower than the V<sub>DD</sub> voltage.
 SYSCLK must be at least 32 kHz to enable debugging.
 Guaranteed by characterization. Does not include oscillator supply current.

5. IDD estimation for different frequencies.

6. Idle IDD estimation for different frequencies.



# SFR Definition 13.1. IE: Interrupt Enable

Bit	7	6	5	4	3	2	1	0
Name	EA	ESPI0	ET2	ES0	ET1	EX1	ET0	EX0
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

SFR Address = 0xA8; Bit-Addressable; SFR Page = All Pages

Bit	Name	Function					
7	EA	<ul> <li>Enable All Interrupts.</li> <li>Globally enables/disables all interrupts. It overrides individual interrupt mask settings.</li> <li>0: Disable all interrupt sources.</li> <li>1: Enable each interrupt according to its individual mask setting.</li> </ul>					
6	ESPI0	<ul> <li>Enable Serial Peripheral Interface (SPI0) Interrupt.</li> <li>This bit sets the masking of the SPI0 interrupts.</li> <li>0: Disable all SPI0 interrupts.</li> <li>1: Enable interrupt requests generated by SPI0.</li> </ul>					
5	ET2	<ul> <li>Enable Timer 2 Interrupt.</li> <li>This bit sets the masking of the Timer 2 interrupt.</li> <li>0: Disable Timer 2 interrupt.</li> <li>1: Enable interrupt requests generated by the TF2L or TF2H flags.</li> </ul>					
4	ES0	Enable UART0 Interrupt. This bit sets the masking of the UART0 interrupt. 0: Disable UART0 interrupt. 1: Enable UART0 interrupt.					
3	ET1	<ul> <li>Enable Timer 1 Interrupt.</li> <li>This bit sets the masking of the Timer 1 interrupt.</li> <li>0: Disable all Timer 1 interrupt.</li> <li>1: Enable interrupt requests generated by the TF1 flag.</li> </ul>					
2	EX1	<ul> <li>Enable External Interrupt 1.</li> <li>This bit sets the masking of External Interrupt 1.</li> <li>0: Disable external interrupt 1.</li> <li>1: Enable interrupt requests generated by the INT1 input.</li> </ul>					
1	ET0	<ul> <li>Enable Timer 0 Interrupt.</li> <li>This bit sets the masking of the Timer 0 interrupt.</li> <li>0: Disable all Timer 0 interrupt.</li> <li>1: Enable interrupt requests generated by the TF0 flag.</li> </ul>					
0	EX0	<ul> <li>Enable External Interrupt 0.</li> <li>This bit sets the masking of External Interrupt 0.</li> <li>0: Disable external interrupt 0.</li> <li>1: Enable interrupt requests generated by the INTO input.</li> </ul>					



#### 14.1.3. Flash Write Procedure

Flash bytes are programmed by software with the following sequence:

- 1. Disable interrupts (recommended).
- 2. Erase the 512-byte Flash page containing the target location, as described in Section 14.1.2.
- 3. Set the PSWE bit (register PSCTL).
- 4. Clear the PSEE bit (register PSCTL).
- 5. Write the first key code to FLKEY: 0xA5.
- 6. Write the second key code to FLKEY: 0xF1.
- 7. Using the MOVX instruction, write a single data byte to the desired location within the 512-byte sector.
- 8. Clear the PSWE bit.

Steps 5–7 must be repeated for each byte to be written. After Flash writes are complete, PSWE should be cleared so that MOVX instructions do not target program memory.

#### 14.1.4. Flash Write Optimization

The Flash write procedure includes a block write option to optimize the time to perform consecutive byte writes. When block write is enabled by setting the CHBLKW bit (CCH0CN.0), writes to two consecutive bytes in Flash require the same amount of time as a single byte write. This is performed by caching the first byte that is written to Flash and then committing both bytes to Flash when the second byte is written. When block writes are enabled, if the second write does not occur, the first data byte written is not actually written to Flash. Flash bytes with block write enabled are programmed by software with the following sequence:

- 1. Disable interrupts (recommended).
- 2. Erase the 512-byte Flash page containing the target location, as described in Section 14.1.2.
- 3. Set the CHBLKW bit (register CCH0CN).
- 4. Set the PSWE bit (register PSCTL).
- 5. Clear the PSEE bit (register PSCTL).
- 6. Write the first key code to FLKEY: 0xA5.
- 7. Write the second key code to FLKEY: 0xF1.
- 8. Using the MOVX instruction, write the first data byte to the desired location within the 512-byte sector.
- 9. Write the first key code to FLKEY: 0xA5.
- 10. Write the second key code to FLKEY: 0xF1.
- 11. Using the MOVX instruction, write the second data byte to the desired location within the 512-byte sector. The location of the second byte must be the next higher address from the first data byte.
- 12.Clear the PSWE bit.
- 13.Clear the CHBLKW bit.



## 17.2. Programmable Internal Oscillator

All C8051F54x devices include a programmable internal high-frequency oscillator that defaults as the system clock after a system reset. The internal oscillator period can be adjusted via the OSCICRS and OSCI-FIN registers defined in SFR Definition 17.3 and SFR Definition 17.4. On C8051F54x devices, OSCICRS and OSCIFIN are factory calibrated to obtain a 24 MHz base frequency. Note that the system clock may be derived from the programmed internal oscillator divided by 1, 2, 4, 8, 16, 32, 64, or 128, as defined by the IFCN bits in register OSCICN. The divide value defaults to 128 following a reset.

#### 17.2.1. Internal Oscillator Suspend Mode

When software writes a logic 1 to SUSPEND (OSCICN.5), the internal oscillator is suspended. If the system clock is derived from the internal oscillator, the input clock to the peripheral or CIP-51 will be stopped until one of the following events occur:

- Port 0 Match Event.
- Port 1 Match Event.
- Port 2 Match Event.
- Port 3 Match Event.
- Comparator 0 enabled and output is logic 0.

When one of the oscillator awakening events occur, the internal oscillator, CIP-51, and affected peripherals resume normal operation, regardless of whether the event also causes an interrupt. The CPU resumes execution at the instruction following the write to SUSPEND.

Note: When entering suspend mode, firmware must set the ZTCEN bit in REF0CN (SFR Definition 7.1).



# SFR Definition 18.2. XBR1: Port I/O Crossbar Register 1

Bit	7	6	5	4	3	2	1	0
Name	T1E	TOE	ECIE	PCA0ME[2:0]			SYSCKE	Reserved
Туре	R/W	R/W	R/W	R/W	R/W	R	R/W	R/W
Reset	0	0	0	0	0	0	0	0

### SFR Address = 0xE2; SFR Page = 0x0F

Bit	Name	Function
7	T1E	T1 Enable.
		0: T1 unavailable at Port pin.
		1: T1 routed to Port pin.
6	TOE	T0 Enable.
		0: T0 unavailable at Port pin.
		1: 10 routed to Port pin.
5	ECIE	PCA0 External Counter Input Enable.
		0: ECI unavailable at Port pin.
		1: ECI routed to Port pin.
4:2	PCA0ME[2:0]	PCA Module I/O Enable Bits.
		000: All PCA I/O unavailable at Port pins.
		001: CEX0 routed to Port pin.
		010: CEX0, CEX1 routed to Port pins.
		100: CEX0, CEX1, CEX2 routed to Port pins.
		101: CEX0, CEX1, CEX2, CEX3, CEX4 routed to Port pins.
		110: CEX0, CEX1, CEX2, CEX3, CEX4, CEX5 routed to Port pins.
		111: RESERVED
1	SYSCKE	SYSCLK Output Enable.
		0: SYSCLK unavailable at Port pin.
		1: SYSCLK output routed to Port pin.
0	Reserved	Always Write to 0.



# SFR Definition 18.13. P0MDIN: Port 0 Input Mode

Bit	7	6	5	4	3	2	1	0	
Name	POMDIN[7:0]								
Туре	R/W								
Reset	1	1	1	1	1	1	1	1	

#### SFR Address = 0xF1; SFR Page = 0x0F

Bit	Name	Function
7:0	P0MDIN[7:0]	Analog Configuration Bits for P0.7–P0.0 (respectively).
		<ul> <li>Port pins configured for analog mode have their weak pull-up and digital receiver disabled. For analog mode, the pin also needs to be configured for open-drain mode in the P0MDOUT register.</li> <li>0: Corresponding P0.n pin is configured for analog mode.</li> <li>1: Corresponding P0.n pin is not configured for analog mode.</li> </ul>

# SFR Definition 18.14. P0MDOUT: Port 0 Output Mode

Bit	7	6	5	4	3	2	1	0	
Name	P0MDOUT[7:0]								
Туре	R/W								
Reset	0	0	0	0	0	0	0	0	

### SFR Address = 0xA4; SFR Page = 0x0F

Bit	Name	Function
7:0	P0MDOUT[7:0]	Output Configuration Bits for P0.7–P0.0 (respectively).
		These bits are ignored if the corresponding bit in register P0MDIN is logic 0. 0: Corresponding P0.n Output is open-drain. 1: Corresponding P0.n Output is push-pull.



# SFR Definition 18.23. P2SKIP: Port 2 Skip

Bit	7	6	5	4	3	2	1	0
Name				P2SK	IP[7:0]			
Туре				R/	W			
Reset	0	0	0	0	0	0	0	0

#### SFR Address = 0xD6; SFR Page = 0x0F

Bit	Name	Function
7:0	P2SKIP[7:0]	Port 2 Crossbar Skip Enable Bits.
		<ul> <li>These bits select Port 2 pins to be skipped by the Crossbar Decoder. Port pins used for analog, special functions or GPIO should be skipped by the Crossbar.</li> <li>0: Corresponding P2.n pin is not skipped by the Crossbar.</li> <li>1: Corresponding P2.n pin is skipped by the Crossbar.</li> </ul>
Note:	P2.2-P2.7 are onl	y available on the 32-pin packages.

## SFR Definition 18.24. P3: Port 3

Bit	7	6	5	4	3	2	1	0
Name								P3
Туре	R	R	R	R	R	R	R	R/W
Reset	1	1	1	1	1	1	1	1

### SFR Address = 0xB0; SFR Page = All Pages; Bit-Addressable

Bit	Name	Description	Write	Read
7:1	Unused	Read = 0000000b; Write = Do	on't Care.	
0	P3[0]	<b>Port 3 Data.</b> Sets the Port latch logic value or reads the Port pin logic state in Port cells con- figured for digital I/O.	0: Set output latch to logic LOW. 1: Set output latch to logic HIGH.	0: P3.n Port pin is logic LOW. 1: P3.n Port pin is logic HIGH.
Note:	Port P3.0 is	only available on the 32-pin packa	ages.	



### 20.1. Supporting Documents

It is assumed the reader is familiar with or has access to the following supporting documents:

- 1. The I<sup>2</sup>C-Bus and How to Use It (including specifications), Philips Semiconductor.
- 2. The I<sup>2</sup>C-Bus Specification—Version 2.0, Philips Semiconductor.
- 3. System Management Bus Specification—Version 1.1, SBS Implementers Forum.

### 20.2. SMBus Configuration

Figure 20.2 shows a typical SMBus configuration. The SMBus specification allows any recessive voltage between 3.0 V and 5.0 V; different devices on the bus may operate at different voltage levels. The bi-directional SCL (serial clock) and SDA (serial data) lines must be connected to a positive power supply voltage through a pullup resistor or similar circuit. Every device connected to the bus must have an open-drain or open-collector output for both the SCL and SDA lines, so that both are pulled high (recessive state) when the bus is free. The maximum number of devices on the bus is limited only by the requirement that the rise and fall times on the bus not exceed 300 ns and 1000 ns, respectively.



Figure 20.2. Typical SMBus Configuration

### 20.3. SMBus Operation

Two types of data transfers are possible: data transfers from a master transmitter to an addressed slave receiver (WRITE), and data transfers from an addressed slave transmitter to a master receiver (READ). The master device initiates both types of data transfers and provides the serial clock pulses on SCL. The SMBus interface may operate as a master or a slave, and multiple master devices on the same bus are supported. If two or more masters attempt to initiate a data transfer simultaneously, an arbitration scheme is employed with a single master always winning the arbitration. It is not necessary to specify one device as the Master in a system; any device who transmits a START and a slave address becomes the master for the duration of that transfer.

A typical SMBus transaction consists of a START condition followed by an address byte (Bits7–1: 7-bit slave address; Bit0: R/W direction bit), one or more bytes of data, and a STOP condition. Bytes that are received (by a master or slave) are acknowledged (ACK) with a low SDA during a high SCL (see Figure 20.3). If the receiving device does not ACK, the transmitting device will read a NACK (not acknowledge), which is a high SDA during a high SCL.

The direction bit (R/W) occupies the least-significant bit position of the address byte. The direction bit is set to logic 1 to indicate a "READ" operation and cleared to logic 0 to indicate a "WRITE" operation.



## 21.2. Data Format

UART0 has a number of available options for data formatting. Data transfers begin with a start bit (logic low), followed by the data bits (sent LSB-first), a parity or extra bit (if selected), and end with one or two stop bits (logic high). The data length is variable between 5 and 8 bits. A parity bit can be appended to the data, and automatically generated and detected by hardware for even, odd, mark, or space parity. The stop bit length is selectable between 1 and 2 bit times, and a multi-processor communication mode is available for implementing networked UART buses. All of the data formatting options can be configured using the SMOD0 register, shown in SFR Definition 21.2. Figure 21.2 shows the timing for a UART0 transaction without parity or an extra bit enabled. Figure 21.3 shows the timing for a UART0 transaction with parity enabled (PE0 = 1). Figure 21.4 is an example of a UART0 transaction when the extra bit is enabled (XBE0 = 1). Note that the extra bit feature is not available when parity is enabled, and the second stop bit is only an option for data lengths of 6, 7, or 8 bits.



Figure 21.2. UART0 Timing Without Parity or Extra Bit



Figure 21.3. UART0 Timing With Parity



Figure 21.4. UART0 Timing With Extra Bit





Figure 22.2. Multiple-Master Mode Connection Diagram



Figure 22.3. 3-Wire Single Master and 3-Wire Single Slave Mode Connection Diagram



Figure 22.4. 4-Wire Single Master Mode and 4-Wire Slave Mode Connection Diagram



# SFR Definition 22.3. SPI0CKR: SPI0 Clock Rate

Bit	7	6	5	4	3	2	1	0
Nam	e			SCF	R[7:0]	I		
Туре	)			R	/W			
Rese	et 0	0	0	0	0	0	0	0
SFR A	Address = 0xA2	2; SFR Page	e = 0x00	·				
Bit	Name				Function	)		
7:0	SCR[7:0]	SPI0 Cloc	k Rate.					
		These bits configured sion of the the system register. fSCK = for 0 <= S	$\frac{1}{2} \frac{\text{determine}}{\text{d for master}}$ $\frac{1}{2} \frac{1}{2} \frac$	the frequence mode opera ck, and is giv Jency and S <u>SCLK</u> CKR[7:0] + 1 255	cy of the SCI tion. The SC ven in the fo PI0CKR is the state of the second seco	K output wh CK clock fre illowing equ he 8-bit valu	then the SPI0 r equency is a d lation, where ue held in the	nodule is ivided ver- SYSCLK is SPI0CKR

Example: If SYSCLK = 2 MHz and SPI0CKR = 0x04,

$$f_{SCK} = \frac{2000000}{2 \text{ x } (4+1)}$$

 $f_{SCK} = 200 \text{ kHz}$ 

# SFR Definition 22.4. SPI0DAT: SPI0 Data

Bit	7	6	5	4	3	2	1	0
Name				SPI0D	AT[7:0]			
Туре				R/	W			
Reset	0	0	0	0	0	0	0	0

SFR Address = 0xA3; SFR Page = 0x00

Bit	Name	Function
7:0	SPI0DAT[7:0]	SPI0 Transmit and Receive Data.
		The SPI0DAT register is used to transmit and receive SPI0 data. Writing data to SPI0DAT places the data into the transmit buffer and initiates a transfer when in Master Mode. A read of SPI0DAT returns the contents of the receive buffer.



# SFR Definition 23.11. TMR2L: Timer 2 Low Byte

Bit	7	6	5	4	3	2	1	0
Name				TMR2	2L[7:0]			
Туре				R/	W			
Reset	0	0	0	0	0	0	0	0

SFR Address = 0xCC; SFR Page = 0x00

Bit	Name	Function
7:0	TMR2L[7:0]	Timer 2 Low Byte.
		In 16-bit mode, the TMR2L register contains the low byte of the 16-bit Timer 2. In 8- bit mode, TMR2L contains the 8-bit low byte timer value.

# SFR Definition 23.12. TMR2H Timer 2 High Byte

Bit	7	6	5	4	3	2	1	0
Name		TMR2H[7:0]						
Туре		R/W						
Reset	0	0	0	0	0	0	0	0

SFR Address = 0xCD; SFR Page = 0x00

Bit	Name	Function
7:0	TMR2H[7:0]	Timer 2 High Byte.
		In 16-bit mode, the TMR2H register contains the high byte of the 16-bit Timer 2. In 8- bit mode, TMR2H contains the 8-bit high byte timer value.



ТЗМН	T3XCLK	TMR3H Clock Source
0	0	SYSCLK/12
0	1	External Clock/8
1	Х	SYSCLK

T3ML	T3XCLK	TMR3L Clock Source
0	0	SYSCLK/12
0	1	External Clock/8
1	Х	SYSCLK

The TF3H bit is set when TMR3H overflows from 0xFF to 0x00; the TF3L bit is set when TMR3L overflows from 0xFF to 0x00. When Timer 3 interrupts are enabled, an interrupt is generated each time TMR3H overflows. If Timer 3 interrupts are enabled and TF3LEN (TMR3CN.5) is set, an interrupt is generated each time either TMR3L or TMR3H overflows. When TF3LEN is enabled, software must check the TF3H and TF3L flags to determine the source of the Timer 3 interrupt. The TF3H and TF3L interrupt flags are not cleared by hardware and must be manually cleared by software.



Figure 23.8. Timer 3 8-Bit Mode Block Diagram

### 23.3.3. External Oscillator Capture Mode

Capture Mode allows the external oscillator to be measured against the system clock. Timer 3 can be clocked from the system clock, or the system clock divided by 12, depending on the T3ML (CKCON.6), and T3XCLK bits. When a capture event is generated, the contents of Timer 3 (TMR3H:TMR3L) are loaded into the Timer 3 reload registers (TMR3RLH:TMR3RLL) and the TF3H flag is set. A capture event is generated by the falling edge of the clock source being measured, which is the external oscillator/8. By recording the difference between two successive timer capture values, the external oscillator frequency can be determined with respect to the Timer 3 clock. The Timer 3 clock should be much faster than the capture clock to achieve an accurate reading. Timer 3 should be in 16-bit auto-reload mode when using Capture Mode.

If the SYSCLK is 24 MHz and the difference between two successive captures is 5861, then the external clock frequency is as follows:

24 MHz/(5861/8) = 0.032754 MHz or 32.754 kHz

This mode allows software to determine the external oscillator frequency when an RC network or capacitor is used to generate the clock source.



System Clock (Hz)	PCA0CPL5	Timeout Interval (ms)			
24,000,000	255	32.8			
24,000,000	128	16.5			
24,000,000	32	4.2			
3,000,000	255	262.1			
3,000,000	128	132.1			
3,000,000	32	33.8			
187,500 <sup>2</sup>	255	4194			
187,500 <sup>2</sup>	128	2114			
187,500 <sup>2</sup>	32	541			
Notes: 1. Assumes SYSCLK/12 as the PCA clock source, and a PCA0L value					

# Table 24.3. Watchdog Timer Timeout Intervals<sup>1</sup>

of 0x00 at the update time. 2. Internal SYSCLK reset frequency = Internal Oscillator divided by 128.



## 24.5. Register Descriptions for PCA0

Following are detailed descriptions of the special function registers related to the operation of the PCA.

# SFR Definition 24.1. PCA0CN: PCA Control

Bit	7	6	5	4	3	2	1	0			
Nam	e CF	CR	CCF5	CCF4	CCF3	CCF2	CCF1	CCF0			
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Rese	t 0	0	0	0	0	0	0	0			
SFR A	SFR Address = 0xD8; Bit-Addressable; SFR Page = 0x00										
Bit	Name			-	Function						
7	CF	PCA Counter	/Timer Ove	rflow Flag.							
		Set by hardwa	are when the	PCA Count	er/Timer ove	rflows from	0xFFFF to 0	x0000.			
		CPU to vector	to the PCA	interrupt ser	vice routine.	This bit is no	tung this bit	ally cleared			
		by hardware a	and must be	cleared by s	oftware.			,,,,,,,,,			
6	CR	PCA Counter	/Timer Run	Control.							
		This bit enable	es/disables t	he PCA Cou	inter/Timer.						
		0: PCA Count	er/Timer disa	abled.							
5	COEF	1: PCA Count	er/Timer ena	abled.							
5	CCF5	This bit is set	by bardware		i <b>y.</b> Ich or captur	o occure Mi	hon the CCE	5 interrupt			
		is enabled, se	tting this bit	causes the (	CPU to vecto	or to the PCA	interrupt se	rvice rou-			
		tine. This bit is	s not automa	tically cleare	d by hardwa	re and must	be cleared b	by software.			
4	CCF4	PCA Module	4 Capture/C	Compare Fla	ıg.						
		This bit is set	by hardware	when a mat	tch or captur	e occurs. WI	hen the CCF	4 interrupt			
		tine This bit is	tting this bit	causes the t tically cleare	PU to vecto	r to the PCA	be cleared b	rvice rou-			
3	CCF3	PCA Module	PCA Module 3 Capture/Compare Flag.								
		This bit is set	by hardware	when a mat	tch or captur	e occurs. Wl	hen the CCF	3 interrupt			
		is enabled, se	tting this bit	causes the (	CPU to vecto	r to the PCA	interrupt se	rvice rou-			
		tine. This bit is	s not automa	tically cleare	ed by hardwa	re and must	be cleared b	by software.			
2	CCF2	PCA Module	2 Capture/C	Compare Fla	lg.						
		I his bit is set	by nardware tting this bit	when a mai	CPU to vecto	e occurs. wi	nen the CCF	2 interrupt			
		tine. This bit is	s not automa	tically cleare	d by hardwa	re and must	be cleared b	by software.			
1	CCF1	PCA Module	1 Capture/C	Compare Fla	ıg.						
		This bit is set by hardware when a match or capture occurs. When the CCF1 interrup						1 interrupt			
		Is enabled, setting this bit causes the CPU to vector to the PCA interrupt service ro						rvice rou-			
0	CCE0			Compare Fla				by soliware.			
		This bit is set	by hardware	when a mat	י <b>פי</b> tch or cantur	e occurs \W/	hen the CCF	0 interrunt			
		is enabled, se tine. This bit is	tting this bit not automa	causes the ( tically cleare	CPU to vecto d by hardwa	r to the PCA	interrupt se	rvice rou- by software.			



# C2 Register Definition 25.2. DEVICEID: C2 Device ID

Bit	7	6	5	4	3	2	1	0	
Nam	e	DEVICEID[7:0]							
Туре	P R/W								
Rese	et 0	0	0	1	0	1	0	0	
C2 Ac	C2 Address = 0xFD; SFR Address = 0xFD; SFR Page = 0xF								
Bit	t Name Function								
7:0	DEVICEID[7:0	Device I	Device ID.						
		This read	This read-only register returns the 8-bit device ID: 0x22 (C8051F54x).						

# C2 Register Definition 25.3. REVID: C2 Revision ID

Bit	7	6	5	4	3	2	1	0	
Nam	е	REVID[7:0]							
Туре	e	R/W							
Rese	et Varies	Varies	Varies	Varies	Varies	Varies	Varies	Varies	
C2 Ac	ldress = 0xFE	; SFR Addre	ss = 0xFE; S	FR Page =	DxF				
Bit	Name	Function							
7:0	REVID[7:0]	Revision ID.							
		This read-only register returns the 8-bit revision ID. For example: 0x00 = Revision A.							



# C2 Register Definition 25.4. FPCTL: C2 Flash Programming Control

Bit	7	6	5	4	3	2	1	0
Name	FPCTL[7:0]							
Туре	R/W							
Reset	0	0	0	0	0	0	0	0

C2 Address: 0x02

Bit	Name	Function
7:0	FPCTL[7:0]	Flash Programming Control Register.
		This register is used to enable Flash programming via the C2 interface. To enable C2 Flash programming, the following codes must be written in order: 0x02, 0x01. Note that once C2 Flash programming is enabled, a system reset must be issued to resume normal operation.

# C2 Register Definition 25.5. FPDAT: C2 Flash Programming Data

Bit	7	6	5	4	3	2	1	0
Name	FPDAT[7:0]							
Туре	R/W							
Reset	0	0	0	0	0	0	0	0

C2 Address: 0xB4

Bit	Name		Function				
7:0	FPDAT[7:0]	C2 Flash Program	C2 Flash Programming Data Register.				
		This register is use accesses. Valid co	ed to pass Flash commands, addresses, and data during C2 Flash ommands are listed below.				
		Code	Command				
		0x06	Flash Block Read				
		0x07	Flash Block Write				
		0x08	Flash Page Erase				
		0x03	Device Erase				

