



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	8051
Core Size	8-Bit
Speed	50MHz
Connectivity	SMBus (2-Wire/I²C), LINbus, SPI, UART/USART
Peripherals	POR, PWM, Temp Sensor, WDT
Number of I/O	18
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1.25К х 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.25V
Data Converters	A/D 18x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	24-WFQFN Exposed Pad
Supplier Device Package	24-QFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f546-im

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



22.1. Signal Descriptions	215
22.2. SPI0 Master Mode Operation	
22.3. SPI0 Slave Mode Operation	218
22.4. SPI0 Interrupt Sources	
22.5. Serial Clock Phase and Polarity	
22.6. SPI Special Function Registers	220
23. Timers	227
23.1. Timer 0 and Timer 1	229
23.2. Timer 2	237
23.3. Timer 3	243
24. Programmable Counter Array	249
24.1. PCA Counter/Timer	250
24.2. PCA0 Interrupt Sources	251
24.3. Capture/Compare Modules	
24.4. Watchdog Timer Mode	
24.5. Register Descriptions for PCA0	
25. C2 Interface	
25.1. C2 Interface Registers	
25.2. C2 Pin Sharing	272





Figure 3.1. QFP-32 Pinout Diagram (Top View)





Figure 3.3. QFN-24 Pinout Diagram (Top View)





Figure 4.4. QFN-32 Landing Diagram

 Table 4.4. QFN-32 Landing Diagram Dimensions

Dimension	Min	Мах	Dimension	Min	Мах
C1	4.80	4.90	X2	3.20	3.40
C2	4.80	4.90	Y1	0.75	0.85
e	0.50 BSC		Y2	3.20	3.40
X1	0.20	0.30			

#### Notes:

#### General

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. This Land Pattern Design is based on the IPC-7351 guidelines.

#### Solder Mask Design

**3.** All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μm minimum, all the way around the pad.

#### **Stencil Design**

- **4.** A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 5. The stencil thickness should be 0.125 mm (5 mils).
- 6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
- 7. A 3x3 array of 1.0 mm openings on a 1.20 mm pitch should be used for the center ground pad.

#### **Card Assembly**

- 8. A No-Clean, Type-3 solder paste is recommended.
- **9.** The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



#### 5.3.2. Setting the Gain Value

The three programmable gain registers are accessed indirectly using the ADC0H and ADC0L registers when the GAINEN bit (ADC0CF.0) bit is set. ADC0H acts as the address register, and ADC0L is the data register. The programmable gain registers can only be written to and cannot be read. See Gain Register Definition 5.1, Gain Register Definition 5.2, and Gain Register Definition 5.3 for more information.

The gain is programmed using the following steps:

- 1. Set the GAINEN bit (ADC0CF.0)
- 2. Load the ADC0H with the ADC0GNH, ADC0GNL, or ADC0GNA address.
- 3. Load ADC0L with the desired value for the selected gain register.
- 4. Reset the GAINEN bit (ADC0CF.0)

#### Notes:

- 1. An ADC conversion should not be performed while the GAINEN bit is set.
- 2. Even with gain enabled, the maximum input voltage must be less than V<sub>REGIN</sub> and the maximum voltage of the signal after gain must be less than or equal to V<sub>REF</sub>.

In code, changing the value to 0.44 gain from the previous example looks like:

// in 'C':	
ADC0CF  = 0x01;	// GAINEN = 1
ADC0H = 0x04;	// Load the ADC0GNH address
ADC0L = 0x6C;	// Load the upper byte of 0x6CA to ADC0GNH
ADC0H = 0x07;	<pre>// Load the ADC0GNL address</pre>
ADC0L = 0xA0;	// Load the lower nibble of 0x6CA to ADC0GNL
ADC0H = 0x08;	<pre>// Load the ADC0GNA address</pre>
ADC0L = 0x01;	// Set the GAINADD bit
ADC0CF &= ~0x01;	// GAINEN = 0
; in assembly	
ORL ADC0CF,#01H	; GAINEN = 1
MOV ADC0H,#04H	; Load the ADC0GNH address
MOV ADC0L,#06CH	; Load the upper byte of 0x6CA to ADC0GNH
MOV ADC0H,#07H	; Load the ADC0GNL address
MOV ADC0L,#0A0H	; Load the lower nibble of 0x6CA to ADC0GNL
MOV ADC0H,#08H	; Load the ADC0GNA address
MOV ADC0L,#01H	
	; Set the GAINADD bit
ANL ADC0CF,#0FEH	; Set the GAINADD bit ; GAINEN = 0



### Table 6.6. Internal High-Frequency Oscillator Electrical Characteristics

V<sub>DD</sub> = 1.8 to 2.75 V, -40 to +125 °C unless otherwise specified; Using factory-calibrated settings.

Parameter	Conditions	Min	Тур	Max	Units
Oscillator Frequency	IFCN = 111b; VDD $\geq$ VREGMIN <sup>1</sup>	24 – 0.5%	24 <sup>2</sup>	24 + 0.5%	MHz
	IFCN = 111b; VDD < VREGMIN <sup>1</sup>	24 – 1.0%	24 <sup>2</sup>	24 + 1.0%	
Oscillator Supply Current (from V <sub>DD</sub> )	Internal Oscillator On OSCICN[7:6] = 11b	_	880	1300	μA
Internal Oscillator Suspend OSCICN[7:6] = 00b ZTCEN = 1	Temp = 25 °C Temp = 85 °C Temp = 125 °C	_	67 90 130	—	
Wake-up Time From Suspend	OSCICN[7:6] = 00b	—	1	—	μs
Power Supply Sensitivity	Constant Temperature	—	0.11	—	%/V
Temperature Sensitivity <sup>3</sup>	Constant Supply TC <sub>1</sub> TC <sub>2</sub>		5.0 0.65		ppm/°C ppm/°C <sup>2</sup>
1. VREGMIN is the minimum of	output of the voltage regulator fo	r its low settir	ng (REG0	CN: REGOMD	) = 0b). See

 VREGMIN is the minimum output of the voltage regulator for its low setting (REG0CN: REG0MD = 0b). See Table 6.8, "Voltage Regulator Electrical Characteristics," on page 54.

2. This is the average frequency across the operating temperature range

**3.** Use temperature coefficients TC<sub>1</sub> and TC<sub>2</sub> to calculate the new internal oscillator frequency using the following equation:

 $f(T) = f0 x (1 + TC_1 x (T - T0) + TC_2 x (T - T0)^2)$ 

where f0 is the internal oscillator frequency at 25 °C and T0 is 25 °C.





Mnemonic	Description	Bytes	Clock Cycles					
XRL A, #data	Exclusive-OR immediate to A	2	2					
XRL direct, A	Exclusive-OR A to direct byte	2	2					
XRL direct, #data	Exclusive-OR immediate to direct byte	3	3					
CLR A	Clear A	1	1					
CPL A	Complement A	1	1					
RL A	Rotate A left	1	1					
RLC A	Rotate A left through Carry	1	1					
RR A	Rotate A right	1	1					
RRC A	Rotate A right through Carry	1	1					
SWAP A	Swap nibbles of A	1	1					
Data Transfer								
MOV A, Rn	Move Register to A	1	1					
MOV A, direct	Move direct byte to A	2	2					
MOV A, @Ri	Move indirect RAM to A	1	2					
MOV A, #data	Move immediate to A	2	2					
MOV Rn, A	Move A to Register	1	1					
MOV Rn, direct	Move direct byte to Register	2	2					
MOV Rn, #data	Move immediate to Register	2	2					
MOV direct, A	Move A to direct byte	2	2					
MOV direct, Rn	Move Register to direct byte	2	2					
MOV direct, direct	Move direct byte to direct byte	3	3					
MOV direct, @Ri	Move indirect RAM to direct byte	2	2					
MOV direct, #data	Move immediate to direct byte	3	3					
MOV @Ri, A	Move A to indirect RAM	1	2					
MOV @Ri, direct	Move direct byte to indirect RAM	2	2					
MOV @Ri, #data	Move immediate to indirect RAM	2	2					
MOV DPTR, #data16	Load DPTR with 16-bit constant	3	3					
MOVC A, @A+DPTR	Move code byte relative DPTR to A	1	3					
MOVC A, @A+PC	Move code byte relative PC to A	1	3					
MOVX A, @Ri	Move external data (8-bit address) to A	1	3					
MOVX @Ri, A	Move A to external data (8-bit address)	1	3					
MOVX A, @DPTR	Move external data (16-bit address) to A	1	3					
MOVX @DPTR, A	Move A to external data (16-bit address)	1	3					
PUSH direct	Push direct byte onto stack	2	2					
POP direct	Pop direct byte from stack	2	2					
XCH A, Rn	Exchange Register with A	1	1					
XCH A, direct	Exchange direct byte with A	2	2					
XCH A, @Ri	Exchange indirect RAM with A	1	2					
XCHD A, @Ri	Exchange low nibble of indirect RAM with A	1	2					
Boolean Manipulation								
CLR C	Clear Carry	1	1					
CLR bit	Clear direct bit	2	2					
<b>Note:</b> Certain instructions take a variable number of clock cycles to execute depending on instruction alignment and the FLRT setting (SFR Definition 14.3).								





Figure 12.3. SFR Page Stack After SPI0 Interrupt Occurs

While in the SPI0 ISR, a PCA interrupt occurs. Recall the PCA interrupt is configured as a high priority interrupt, while the SPI0 interrupt is configured as a *low* priority interrupt. Thus, the CIP-51 will now vector to the high priority PCA ISR. Upon doing so, the CIP-51 will automatically place the SFR page needed to access the PCA's special function registers into the SFRPAGE register, SFR Page 0x00. The value that was in the SFRPAGE register before the PCA interrupt (SFR Page 0x00 for SPI00) is pushed down the stack into SFRNEXT. Likewise, the value that was in the SFRNEXT register before the PCA interrupt (in this case SFR Page 0x0F for SMB0ADR) is pushed down to the SFRLAST register, the "bottom" of the stack. Note that a value stored in SFRLAST (via a previous software write to the SFRLAST register) will be overwritten. See Figure 12.4.



# SFR Definition 12.2. SFRPAGE: SFR Page

Bit	7	6	5	4	3	2	1	0		
Name		SFRPAGE[7:0]								
Туре	R/W									
Reset	0	0	0	0	0	0	0	0		

## SFR Address = 0xA7; SFR Page = All Pages

Bit	Name	Function
7:0	SFRPAGE[7:0]	SFR Page Bits.
		Represents the SFR Page the C8051 core uses when reading or modifying SFRs.
		Write: Sets the SFR Page.
		Read: Byte is the SFR page the C8051 core is using.
		When enabled in the SFR Page Control Register (SFR0CN), the C8051 core will automatically switch to the SFR Page that contains the SFRs of the corresponding peripheral/function that caused the interrupt, and return to the previous SFR page upon return from interrupt (unless SFR Stack was altered before a returning from the interrupt). SFRPAGE is the top byte of the SFR Page Stack, and push/pop events of this stack are caused by interrupts (and not by reading/writing to the SFRPAGE register)





## Figure 17.3. External 32.768 kHz Quartz Crystal Oscillator Connection Diagram

## 17.4.2. External RC Example

If an RC network is used as an external oscillator source for the MCU, the circuit should be configured as shown in Figure 17.1, Option 2. The capacitor should be no greater than 100 pF; however for very small capacitors, the total capacitance may be dominated by parasitic capacitance in the PCB layout. To determine the required External Oscillator Frequency Control value (XFCN) in the OSCXCN Register, first select the RC network value to produce the desired frequency of oscillation, according to Equation , where f = the frequency of oscillation in MHz, C = the capacitor value in pF, and R = the pull-up resistor value in  $k\Omega$ .

$$f = 1.23 \times 10^3 / (R \times C)$$

## Equation 17.1. RC Mode Oscillator Frequency

For example: If the frequency desired is 100 kHz, let R = 246 k $\Omega$  and C = 50 pF:

f = 1.23(10<sup>3</sup>)/RC = 1.23(10<sup>3</sup>)/[246 x 50] = 0.1 MHz = 100 kHz

Referring to the table in SFR Definition 17.6, the required XFCN setting is 010b.

## 17.4.3. External Capacitor Example

If a capacitor is used as an external oscillator for the MCU, the circuit should be configured as shown in Figure 17.1, Option 3. The capacitor should be no greater than 100 pF; however for very small capacitors, the total capacitance may be dominated by parasitic capacitance in the PCB layout. To determine the required External Oscillator Frequency Control value (XFCN) in the OSCXCN Register, select the capacitor to be used and find the frequency of oscillation according to Equation 17.2, where f = the frequency of oscillation in MHz, C = the capacitor value in pF, and V<sub>DD</sub> = the MCU power supply in Volts.



All transactions are initiated by a master, with one or more addressed slave devices as the target. The master generates the START condition and then transmits the slave address and direction bit. If the transaction is a WRITE operation from the master to the slave, the master transmits the data a byte at a time waiting for an ACK from the slave at the end of each byte. For READ operations, the slave transmits the data waiting for an ACK from the master at the end of each byte. At the end of the data transfer, the master generates a STOP condition to terminate the transaction and free the bus. Figure 20.3 illustrates a typical SMBus transaction.



Figure 20.3. SMBus Transaction

### 20.3.1. Transmitter Vs. Receiver

On the SMBus communications interface, a device is the "transmitter" when it is sending an address or data byte to another device on the bus. A device is a "receiver" when an address or data byte is being sent to it from another device on the bus. The transmitter controls the SDA line during the address or data byte. After each byte of address or data information is sent by the transmitter, the receiver sends an ACK or NACK bit during the ACK phase of the transfer, during which time the receiver controls the SDA line.

### 20.3.2. Arbitration

A master may start a transfer only if the bus is free. The bus is free after a STOP condition or after the SCL and SDA lines remain high for a specified time (see Section "20.3.5. SCL High (SMBus Free) Timeout" on page 190). In the event that two or more devices attempt to begin a transfer at the same time, an arbitration scheme is employed to force one master to give up the bus. The master devices continue transmitting until one attempts a HIGH while the other transmits a LOW. Since the bus is open-drain, the bus will be pulled LOW. The master attempting the HIGH will detect a LOW SDA and lose the arbitration. The winning master continues its transmission without interruption; the losing master becomes a slave and receives the rest of the transfer if addressed. This arbitration scheme is non-destructive: one device always wins, and no data is lost.

### 20.3.3. Clock Low Extension

SMBus provides a clock synchronization mechanism, similar to I<sup>2</sup>C, which allows devices with different speed capabilities to coexist on the bus. A clock-low extension is used during a transfer in order to allow slower slave devices to communicate with faster masters. The slave may temporarily hold the SCL line LOW to extend the clock low period, effectively decreasing the serial clock frequency.

#### 20.3.4. SCL Low Timeout

If the SCL line is held low by a slave device on the bus, no further communication is possible. Furthermore, the master cannot force the SCL line high to correct the error condition. To solve this problem, the SMBus protocol specifies that devices participating in a transfer must detect any clock cycle held low longer than 25 ms as a "timeout" condition. Devices that have detected the timeout condition must reset the communication no later than 10 ms after detecting the timeout condition.

When the SMBTOE bit in SMB0CF is set, Timer 3 is used to detect SCL low timeouts. Timer 3 is forced to reload when SCL is high, and allowed to count when SCL is low. With Timer 3 enabled and configured to



## 22.2. SPI0 Master Mode Operation

A SPI master device initiates all data transfers on a SPI bus. SPI0 is placed in master mode by setting the Master Enable flag (MSTEN, SPI0CN.6). Writing a byte of data to the SPI0 data register (SPI0DAT) when in master mode writes to the transmit buffer. If the SPI shift register is empty, the byte in the transmit buffer is moved to the shift register, and a data transfer begins. The SPI0 master immediately shifts out the data serially on the MOSI line while providing the serial clock on SCK. The SPIF (SPI0CN.7) flag is set to logic 1 at the end of the transfer. If interrupts are enabled, an interrupt request is generated when the SPIF flag is set. While the SPI0 master transfers data to a slave on the MOSI line, the addressed SPI slave device simultaneously transfers the contents of its shift register to the SPI master on the MISO line in a full-duplex operation. Therefore, the SPIF flag serves as both a transmit-complete and receive-data-ready flag. The data byte received from the slave is transferred MSB-first into the master's shift register. When a byte is fully shifted into the register, it is moved to the receive buffer where it can be read by the processor by reading SPI0DAT.

When configured as a master, SPI0 can operate in one of three different modes: multi-master mode, 3-wire single-master mode, and 4-wire single-master mode. The default, multi-master mode is active when NSS-MD1 (SPI0CN.3) = 0 and NSSMD0 (SPI0CN.2) = 1. In this mode, NSS is an input to the device, and is used to disable the master SPI0 when another master is accessing the bus. When NSS is pulled low in this mode, MSTEN (SPI0CN.6) and SPIEN (SPI0CN.0) are set to 0 to disable the SPI master device, and a Mode Fault is generated (MODF, SPI0CN.5 = 1). Mode Fault will generate an interrupt if enabled. SPI0 must be manually re-enabled in software under these circumstances. In multi-master systems, devices will typically default to being slave devices while they are not acting as the system master device. In multi-master mode, slave devices can be addressed individually (if needed) using general-purpose I/O pins. Figure 22.2 shows a connection diagram between two master devices in multiple-master mode.

3-wire single-master mode is active when NSSMD1 (SPI0CN.3) = 0 and NSSMD0 (SPI0CN.2) = 0. In this mode, NSS is not used, and is not mapped to an external port pin through the crossbar. Any slave devices that must be addressed in this mode should be selected using general-purpose I/O pins. Figure 22.3 shows a connection diagram between a master device in 3-wire master mode and a slave device.

4-wire single-master mode is active when NSSMD1 (SPI0CN.3) = 1. In this mode, NSS is configured as an output pin, and can be used as a slave-select signal for a single SPI device. In this mode, the output value of NSS is controlled (in software) with the bit NSSMD0 (SPI0CN.2). Additional slave devices can be addressed using general-purpose I/O pins. Figure 22.4 shows a connection diagram for a master device in 4-wire master mode and two slave devices.



## 22.5. Serial Clock Phase and Polarity

Four combinations of serial clock phase and polarity can be selected using the clock control bits in the SPI0 Configuration Register (SPI0CFG). The CKPHA bit (SPI0CFG.5) selects one of two clock phases (edge used to latch the data). The CKPOL bit (SPI0CFG.4) selects between an active-high or active-low clock. Both master and slave devices must be configured to use the same clock phase and polarity. SPI0 should be disabled (by clearing the SPIEN bit, SPI0CN.0) when changing the clock phase or polarity. The clock and data line relationships for master mode are shown in Figure 22.5. For slave mode, the clock and data relationships are shown in Figure 22.6 and Figure 22.7. CKPHA must be set to 0 on both the master and slave SPI when communicating between two of the following devices: C8051F04x, C8051F06x, C8051F12x, C8051F31x, C8051F32x, and C8051F33x.

The SPI0 Clock Rate Register (SPI0CKR) as shown in SFR Definition 22.3 controls the master mode serial clock frequency. This register is ignored when operating in slave mode. When the SPI is configured as a master, the maximum data transfer rate (bits/sec) is one-half the system clock frequency or 12.5 MHz, whichever is slower. When the SPI is configured as a slave, the maximum data transfer rate (bits/sec) for full-duplex operation is 1/10 the system clock frequency, provided that the master issues SCK, NSS (in 4-wire slave mode), and the serial input data synchronously with the slave's system clock. If the master issues SCK, NSS, and the serial input data asynchronously, the maximum data transfer rate (bits/sec) must be less than 1/10 the system clock frequency. In the special case where the master only wants to transmit data to the slave and does not need to receive data from the slave (i.e. half-duplex operation), the SPI slave can receive data at a maximum data transfer rate (bits/sec) of 1/4 the system clock frequency. This is provided that the master issues SCK, NSS, and the serial input data transfer rate (bits/sec) of 1/4 the system clock frequency. This is provided that the master issues SCK, NSS, and the serial input data synchronously with the slave's system clock frequency.



Figure 22.5. Master Mode Data/Clock Timing



This mode allows software to determine the external oscillator frequency when an RC network or capacitor is used to generate the clock source.



Figure 23.6. Timer 2 External Oscillator Capture Mode Block Diagram





Figure 24.7. PCA Frequency Output Mode

### 24.3.5. 8-bit, 9-bit, 10-bit and 11-bit Pulse Width Modulator Modes

Each module can be used independently to generate a pulse width modulated (PWM) output on its associated CEXn pin. The frequency of the output is dependent on the timebase for the PCA counter/timer, and the setting of the PWM cycle length (8, 9, 10 or 11-bits). For backwards-compatibility with the 8-bit PWM mode available on other devices, the 8-bit PWM mode operates slightly different than 9, 10 and 11-bit PWM modes. It is important to note that all channels configured for 8/9/10/11-bit PWM mode will use the same cycle length. It is not possible to configure one channel for 8-bit PWM mode and another for 11bit mode (for example). However, other PCA channels can be configured to Pin Capture, High-Speed Output, Software Timer, Frequency Output, or 16-bit PWM mode independently.

### 24.3.5.1. 8-bit Pulse Width Modulator Mode

The duty cycle of the PWM output signal in 8-bit PWM mode is varied using the module's PCA0CPLn capture/compare register. When the value in the low byte of the PCA counter/timer (PCA0L) is equal to the value in PCA0CPLn, the output on the CEXn pin will be set. When the count value in PCA0L overflows, the CEXn output will be reset (see Figure 24.8). Also, when the counter/timer low byte (PCA0L) overflows from 0xFF to 0x00, PCA0CPLn is reloaded automatically with the value stored in the module's capture/compare high byte (PCA0CPHn) without software intervention. Setting the ECOMn and PWMn bits in the PCA0CPMn register, and setting the CLSEL bits in register PCA0PWM to 00b enables 8-Bit Pulse Width Modulator mode. If the MATn bit is set to 1, the CCFn flag for the module will be set each time an 8-bit comparator match (rising edge) occurs. The COVF flag in PCA0PWM can be used to detect the overflow (falling edge), which will occur every 256 PCA clock cycles. The duty cycle for 8-Bit PWM Mode is given in Equation 24.2.

**Important Note About Capture/Compare Registers**: When writing a 16-bit value to the PCA0 Capture/Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to 0; writing to PCA0CPHn sets ECOMn to 1.

Duty Cycle =  $\frac{(256 - PCA0CPHn)}{256}$ 

## Equation 24.2. 8-Bit PWM Duty Cycle

Using Equation 24.2, the largest duty cycle is 100% (PCA0CPHn = 0), and the smallest duty cycle is 0.39% (PCA0CPHn = 0xFF). A 0% duty cycle may be generated by clearing the ECOMn bit to 0.





Figure 24.10. PCA 16-Bit PWM Mode

# 24.4. Watchdog Timer Mode

A programmable watchdog timer (WDT) function is available through the PCA Module 5. The WDT is used to generate a reset if the time between writes to the WDT update register (PCA0CPH5) exceed a specified limit. The WDT can be configured and enabled/disabled as needed by software.

With the WDTE bit set in the PCA0MD register, Module 5 operates as a watchdog timer (WDT). The Module 5 high byte is compared to the PCA counter high byte; the Module 5 low byte holds the offset to be used when WDT updates are performed. The Watchdog Timer is enabled on reset. Writes to some PCA registers are restricted while the Watchdog Timer is enabled. The WDT will generate a reset shortly after code begins execution. To avoid this reset, the WDT should be explicitly disabled (and optionally re-configured and re-enabled if it is used in the system).

## 24.4.1. Watchdog Timer Operation

While the WDT is enabled:

- PCA counter is forced on.
- Writes to PCA0L and PCA0H are not allowed.
- PCA clock source bits (CPS[2:0]) are frozen.
- PCA Idle control bit (CIDL) is frozen.
- Module 5 is forced into software timer mode.
- Writes to the Module 5 mode register (PCA0CPM5) are disabled.

While the WDT is enabled, writes to the CR bit will not change the PCA counter state; the counter will run until the WDT is disabled. The PCA counter run control bit (CR) will read zero if the WDT is enabled but user software has not enabled the PCA counter. If a match occurs between PCA0CPH5 and PCA0H while the WDT is enabled, a reset will be generated. To prevent a WDT reset, the WDT may be updated with a write of any value to PCA0CPH5. Upon a PCA0CPH5 write, PCA0H plus the offset held in PCA0CPL5 is loaded into PCA0CPH5 (See Figure 24.11).



## 24.5. Register Descriptions for PCA0

Following are detailed descriptions of the special function registers related to the operation of the PCA.

# SFR Definition 24.1. PCA0CN: PCA Control

Bit	7	6	5	4	3	2	1	0			
Nam	e CF	CR	CCF5	CCF4	CCF3	CCF2	CCF1	CCF0			
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Rese	t 0	0	0	0	0	0	0	0			
SFR A	SFR Address = 0xD8; Bit-Addressable; SFR Page = 0x00										
Bit	it Name Function										
7	CF	PCA Counter	/Timer Over	flow Flag.							
		Set by hardwa	are when the	PCA Count	er/Timer ove	rflows from	0xFFFF to 0	x0000.			
		CPU to vector	to the PCA	interrupt ser	vice routine.	This bit is no	tung this bit	ally cleared			
		by hardware a	and must be	cleared by s	oftware.			,,,,,,,,,			
6	CR	PCA Counter	/Timer Run	Control.							
		This bit enable	es/disables t	he PCA Cou	inter/Timer.						
		0: PCA Count	er/Timer disa	abled.							
5	COEF	1: PCA Count	er/Timer ena	iblea.							
5	CCF5	This bit is set	by bardware		i <b>y.</b> Ich or captur	o occure Mi	hon the CCE	5 interrupt			
		is enabled, se	tting this bit	causes the (	CPU to vecto	or to the PCA	interrupt se	rvice rou-			
		tine. This bit is	s not automa	tically cleare	d by hardwa	re and must	be cleared b	by software.			
4	CCF4	PCA Module	4 Capture/C	compare Fla	ıg.						
		This bit is set	by hardware	when a mat	tch or captur	e occurs. WI	hen the CCF	4 interrupt			
		tine This bit is	tting this bit	causes the t tically cleare	PU to vecto	r to the PCA	be cleared b	rvice rou-			
3	CCF3	PCA Module	3 Capture/C	compare Fla	iq.			sy contrator			
		This bit is set	by hardware	when a ma	tch or captur	e occurs. Wl	hen the CCF	3 interrupt			
		is enabled, se	tting this bit	causes the (	CPU to vecto	r to the PCA	interrupt se	rvice rou-			
		tine. This bit is	s not automa	tically cleare	ed by hardwa	re and must	be cleared b	by software.			
2	CCF2	PCA Module	2 Capture/C	compare Fla	lg.						
		I his bit is set	by nardware tting this bit	when a mai	CPU to vecto	e occurs. wi	nen the CCF	2 interrupt			
		tine. This bit is	not automa	tically cleare	d by hardwa	re and must	be cleared b	by software.			
1	CCF1	PCA Module	PCA Module 1 Capture/Compare Flag.								
		This bit is set	This bit is set by hardware when a match or capture occurs. When the CCF1 interrupt								
		is enabled, se	s enabled, setting this bit causes the CPU to vector to the PCA interrupt service rou-								
0	CCE0			Compare Fla				by soliware.			
		This bit is set	by hardware	when a mat	י <b>פי</b> tch or cantur	e occurs \W/	hen the CCF	0 interrunt			
		is enabled, se tine. This bit is	tting this bit not automa	causes the ( tically cleare	CPU to vecto d by hardwa	r to the PCA re and must	interrupt se be cleared b	rvice rou- by software.			



# C2 Register Definition 25.2. DEVICEID: C2 Device ID

Bit	7	6	5	4	3	2	1	0		
Nam	e			DEVICI	EID[7:0]					
Туре	e	R/W								
Rese	et 0	0	0	1	0	1	0	0		
C2 Ac	dress = 0xFD;	SFR Addre	ss = 0xFD; S	SFR Page =	0xF					
Bit	Name	Name Function								
7:0	DEVICEID[7:0	Device I	Device ID.							
		This read-only register returns the 8-bit device ID: 0x22 (C8051F54x).								

# C2 Register Definition 25.3. REVID: C2 Revision ID

Bit	7	6	5	4	3	2	1	0			
Nam	е	REVID[7:0]									
Туре	e	R/W									
Rese	et Varies	Varies	Varies	Varies	Varies	Varies	Varies	Varies			
C2 Ac	ldress = 0xFE	; SFR Addre	ss = 0xFE; S	FR Page =	DxF						
Bit	Name	Name Function									
7:0	REVID[7:0]	[7:0] Revision ID.									
		This read-only register returns the 8-bit revision ID. For example: 0x00 = Revision A.									

