





Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
	Ohaalata
Product Status	Obsolete
Core Processor	F ² MC-16FX
Core Size	16-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SCI, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	81
Program Memory Size	160KB (160K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 24x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb96f645abpmc-gse2



14.4.10 I²C Timing 49 14.5 A/D Converter 50 14.5.1 Electrical Characteristics for the A/D Converter 50 14.5.2 Accuracy and Setting of the A/D Converter Sampling Time 51 14.5.3 Definition of A/D Converter Terms 52 14.6 Low Voltage Detection Function Characteristics 54 14.7 Flash Memory Write/Erase Characteristics 56 15. Example Characteristics 56 16. Ordering Information 60 17. Package Dimension 61 18. Major Changes 62 Document History 64	14.4.9 External Input Timing	48
14.5.1 Electrical Characteristics for the A/D Converter 50 14.5.2 Accuracy and Setting of the A/D Converter Sampling Time 51 14.5.3 Definition of A/D Converter Terms 52 14.6 Low Voltage Detection Function Characteristics 54 14.7 Flash Memory Write/Erase Characteristics 56 15. Example Characteristics 57 16. Ordering Information 60 17. Package Dimension 61 18. Major Changes 62	14.4.10 I ² C Timing	49
14.5.2 Accuracy and Setting of the A/D Converter Sampling Time 51 14.5.3 Definition of A/D Converter Terms 52 14.6 Low Voltage Detection Function Characteristics 54 14.7 Flash Memory Write/Erase Characteristics 56 15. Example Characteristics 57 16. Ordering Information 60 17. Package Dimension 61 18. Major Changes 62	14.5 A/D Converter	50
14.5.3 Definition of A/D Converter Terms 52 14.6 Low Voltage Detection Function Characteristics 54 14.7 Flash Memory Write/Erase Characteristics 56 15. Example Characteristics 57 16. Ordering Information 60 17. Package Dimension 61 18. Major Changes 62	14.5.1 Electrical Characteristics for the A/D Converter	50
14.6 Low Voltage Detection Function Characteristics 54 14.7 Flash Memory Write/Erase Characteristics 56 15. Example Characteristics 57 16. Ordering Information 60 17. Package Dimension 61 18. Major Changes 62	14.5.2 Accuracy and Setting of the A/D Converter Sampling Time	51
14.7 Flash Memory Write/Erase Characteristics 56 15. Example Characteristics 57 16. Ordering Information 60 17. Package Dimension 61 18. Major Changes 62	14.5.3 Definition of A/D Converter Terms	52
14.7 Flash Memory Write/Erase Characteristics 56 15. Example Characteristics 57 16. Ordering Information 60 17. Package Dimension 61 18. Major Changes 62	14.6 Low Voltage Detection Function Characteristics	54
15. Example Characteristics 57 16. Ordering Information 60 17. Package Dimension 61 18. Major Changes 62	14.7 Flash Memory Write/Erase Characteristics	56
17. Package Dimension	15. Example Characteristics	57
17. Package Dimension		
18. Major Changes 62		



1. Product Lineup

Product Typ	Features		MB96640	Remark
Subclock	e e		Flash Memory Product	
Subclock			Subclock can be set by software	
Dual Operation Flash Memory RAM		-		
64.5KB + 32		10KB	MB96F643R, MB96F643A	Product Options
128.5KB + 3		16KB	MB96F645R, MB96F645A	R: MCU with CAN
256.5KB + 3		24KB	MB96F646R	A: MCU without CAN
384.5KB + 3	32KB 2	28KB	MB96F647R	7 t. MOO Willout O/ IIV
Package			LQFP-100 FPT-100P-M20	
DMA			4ch	
USART			6ch	LIN-USART 0 to 2/4/5/7
	with automatic LIN-Header transmission/reception	•	Yes (only 1ch)	LIN-USART 0
	with 16 byte RX- and TX-FIFO		No	
I ² C			2ch	I ² C 0/1
8/10-bit A/D	Converter		24ch	AN 2 to 4/6 to 8/10 to 12/14 to 28
	with Data Buffer		No	
	with Range Comparator		Yes	
	with Scan Disable		Yes	
	with ADC Pulse Detection		No	
	ad Timer (RLT)		5ch	RLT 0 to 3/6
16-bit Free-	Running Timer (FRT)		3ch	FRT 0 to 2
16-bit Input	Capture Unit (ICU)		7ch (1 channel for LIN-USART)	ICU 0/1/4 to 7/9 (ICU 9 for LIN-USART)
•	ut Compare Unit (OCU)		7ch	OCU 0 to 4/6/7 (OCU 4 for FRT clear)
8/16-bit Pro	grammable Pulse Generato	r (PPG)	16ch (16-bit) / 24ch (8-bit)	PPG 0 to 15
	with Timing point capture		Yes	
	with Start delay		Yes	
	with Ramp		No	
Quadrature (QPRC)	Position/Revolution Counte	r	2ch	QPRC 0/1
CAN Interfa	се		1ch	CAN 0 32 Message Buffers
External Into	errupts (INT)		16ch	INT 0 to 15
	ble Interrupt (NMI)		1ch	
Real Time C	Clock (RTC)		1ch	
I/O Ports			79 (Dual clock mode) 81 (Single clock mode)	
Clock Calibration Unit (CAL)			1ch	
Clock Output Function			2ch	
Low Voltage Detection Function			Yes	Low voltage detection function can be disabled by software
Hardware V	Vatchdog Timer		Yes	
On-chip RC			Yes	
On-chip Debugger			Yes	

Note:

All signals of the peripheral function in each product cannot be allocated by limiting the pins of package. It is necessary to use the port relocate function of the general I/O port according to your function use.



Pin no.	I/O circuit type*	Pin name
78	Н	P00_4 / INT7_R / PPG9_B
79	Н	P00_5 / IN6 / TTG2 / TTG6 / PPG10_B
80	Н	P00_6 / IN7 / TTG3 / TTG7 / PPG11_B
81	Н	P00_7 / INT14
82	М	P01_0 / SCK7
83	Н	P01_1 / CKOT1 / OUT0 / SOT7
84	M	P01_2 / CKOTX1 / OUT1 / INT15 / SIN7
85	Н	P01_3 / PPG5
86	М	P01_4 / SIN4 / INT8
87	Н	P01_5 / SOT4
88	М	P01_6 / SCK4 / TTG12
89	М	P01_7 / CKOTX1_R / INT9 / TTG13 / ZIN0 / SCK7_R
90	Н	P02_0 / CKOT1_R / INT10 / TTG14 / AIN0 / SOT7_R
91	М	P02_2 / IN7_R / CKOT0_R / INT12 / BIN0 / SIN7_R
92	M	P02_5 / OUT0_R / INT13 / SIN5_R
93	Н	P03_0 / PPG4_B
94	Н	P03_1 / PPG5_B
95	Н	P03_2 / PPG14_B / SOT5_R
96	М	P03_3 / PPG15_B / SCK5_R
97	М	P03_4 / RX0 / INT4
98	Н	P03_5 / TX0
99	Н	P03_6 / INT0 / NMI
100	Supply	Vcc

^{*:} See "I/O Circuit Type" for details on the I/O circuit types.



8. RAMSTART Addresses

Devices	Bank 0 RAM size	RAMSTART0
MB96F643	10KB	00:5A00 _н
MB96F645	16KB	00:4200 _H
MB96F646	24KB	00:2200 _H
MB96F647	28KB	00:1200 _H



11. Interrupt Vector Table

Vector number	Offset in vector table	Vector name	Cleared by DMA	Index in ICR to program	Description		
0	3FСн	CALLV0	No	-	CALLV instruction		
1	3F8 _H	CALLV1	No	-	CALLV instruction		
2	3F4 _H	CALLV2	No	-	CALLV instruction		
3	3F0 _H	CALLV3	No	-	CALLV instruction		
4	3ЕСн	CALLV4	No	-	CALLV instruction		
5	3E8 _H	CALLV5	No	-	CALLV instruction		
6	3E4 _H	CALLV6	No	-	CALLV instruction		
7	3E0 _H	CALLV7	No	-	CALLV instruction		
8	3DC _H	RESET	No	-	Reset vector		
9	3D8 _H	INT9	No	-	INT9 instruction		
10	3D4 _H	EXCEPTION	No	-	Undefined instruction execution		
11	3D0 _H	NMI	No	-	Non-Maskable Interrupt		
12	3CC _H	DLY	No	12	Delayed Interrupt		
13	3C8 _H	RC_TIMER	No	13	RC Clock Timer		
14	3C4 _H	MC_TIMER	No	14	Main Clock Timer		
15	3С0н	SC_TIMER	No	15	Sub Clock Timer		
16	3BC _H	LVDI	No	16	Low Voltage Detector		
17	3B8 _H	EXTINT0	Yes	17	External Interrupt 0		
18	3B4 _H	EXTINT1	Yes	18	External Interrupt 1		
19	3В0н	EXTINT2	Yes	19	External Interrupt 2		
20	3AC _H	EXTINT3	Yes	20	External Interrupt 3		
21	3A8 _H	EXTINT4	Yes	21	External Interrupt 4		
22	3A4 _H	EXTINT5	Yes	22	External Interrupt 5		
23	3А0н	EXTINT6	Yes	23	External Interrupt 6		
24	39C _H	EXTINT7	Yes	24	External Interrupt 7		
25	398 _H	EXTINT8	Yes	25	External Interrupt 8		
26	394 _H	EXTINT9	Yes	26	External Interrupt 9		
27	390н	EXTINT10	Yes	27	External Interrupt 10		
28	38C _H	EXTINT11	Yes	28	External Interrupt 11		
29	388 _H	EXTINT12	Yes	29	External Interrupt 12		
30	384 _H	EXTINT13	Yes	30	External Interrupt 13		
31	380 _H	EXTINT14	Yes	31	External Interrupt 14		
32	37Сн	EXTINT15	Yes	32	External Interrupt 15		
33	378 _H	CAN0	No	33	CAN Controller 0		
34	374 _H	-	-	34	Reserved		
35	370 _H	-	-	35	Reserved		
36	36C _H	-	-	36	Reserved		
37	368н	-	-	37	Reserved		
38	364 _H	PPG0	Yes	38	Programmable Pulse Generator 0		
39	360 _H	PPG1	Yes	39	Programmable Pulse Generator 1		



■Precautions Related to Usage of Devices

Cypress semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

12.2 Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under Cypress's recommended conditions. For detailed information about mount conditions, contact your sales representative.

■Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Cypress recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

■Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. Cypress recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with Cypress ranking of recommended conditions.

■Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

■ Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

- 1. Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
- Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C.
 - When you open Dry Package that recommends humidity 40% to 70% relative humidity.
- 3. When necessary, Cypress packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
- 4. Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

■Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Cypress recommended conditions for baking.

Condition: 125°C/24 h



13.8 Pin handling when not using the A/D converter

If the A/D converter is not used, the power supply pins for A/D converter should be connected such as $AV_{CC} = V_{CC}$, $AV_{SS} = AVRH = V_{SS}$.

13.9 Notes on Power-on

To prevent malfunction of the internal voltage regulator, supply voltage profile while turning the power supply on should be slower than 50 µs from 0.2V to 2.7V.

13.10Stabilization of power supply voltage

If the power supply voltage varies acutely even within the operation safety range of the V_{CC} power supply voltage, a malfunction may occur. The V_{CC} power supply voltage must therefore be stabilized. As stabilization guidelines, the power supply voltage must be stabilized in such a way that V_{CC} ripple fluctuations (peak to peak value) in the commercial frequencies (50Hz to 60Hz) fall within 10% of the standard V_{CC} power supply voltage and the transient fluctuation rate becomes $0.1V/\mu s$ or less in instantaneous fluctuation for power supply switching.

13.11 Serial communication

There is a possibility to receive wrong data due to noise or other causes on the serial communication.

Therefore, design a printed circuit board so as to avoid noise.

Consider receiving of wrong data when designing the system. For example apply a checksum and retransmit the data if an error occurs.

13.12Mode Pin (MD)

Connect the mode pin directly to Vcc or Vss pin. To prevent the device unintentionally entering test mode due to noise, lay out the printed circuit board so as to minimize the distance from the mode pin to Vcc or Vss pin and provide a low-impedance connection.

Document Number: 002-04713 Rev.*A



14.3 DC Characteristics

14.3.1 Current Rating

(V_{CC} = AV_{CC} = 2.7V to 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40°C to + 125°C)

		Pin	A 11.1	1	Value				
Parameter	Symbol	name	Conditions	Min	Тур	Max	Unit	Remarks	
			PLL Run mode with CLKS1/2 = CLKB =	-	27	-	mA	T _A = +25°C	
	I _{CCPLL}		CLKP1/2 = 32MHz Flash 0 wait	-	-	37	mA	T _A = +105°C	
			(CLKRC and CLKSC stopped)	-	-	38.5	mA	T _A = +125°C	
			Main Run mode with CLKS1/2 = CLKB = CLKP1/2 = 4MHz	-	3.5	-	mA	T _A = +25°C	
	I _{CCMAIN}		Flash 0 wait	-	-	8	mA	T _A = +105°C	
			(CLKPLL, CLKSC and CLKRC stopped)	-	-	9.5	mA	T _A = +125°C	
		Vcc	RC Run mode with CLKS1/2 = CLKB = CLKP1/2 = CLKRC = 2MHz	-	1.8	-	mA	T _A = +25°C	
Power supply current in Run modes ^{*1}	I _{CCRCH}		Flash 0 wait	-	-	6	mA	T _A = +105°C	
			(CLKMC, CLKPLL and CLKSC stopped)		-	7.5	mA	T _A = +125°C	
			RC Run mode with CLKS1/2 = CLKB = CLKP1/2 = CLKRC = 100kHz	-	0.16	-	mA	T _A = +25°C	
	I _{CCRCL}		Flash 0 wait		-	3.5	mA	T _A = +105°C	
			(CLKMC, CLKPLL and CLKSC stopped)	-	-	5	mA	T _A = +125°C	
			Sub Run mode with CLKS1/2 = CLKB = CLKP1/2 = 32kHz	-	0.1	-	mA	T _A = +25°C	
	I _{CCSUB}		Flash 0 wait	-	-	3.3	mA	T _A = +105°C	
			(CLKMC, CLKPLL and CLKRC stopped)	-	-	4.8	mA	T _A = +125°C	



14.3.2 Pin Characteristics

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C})$

5	0	D .	0 1111		Value			
Parameter	Symbol	Pin name	Conditions	Min	Тур	Max	Unit	Remarks
	V _{IH}	Port inputs	-	V _{CC} × 0.7	-	V _{CC} + 0.3	V	CMOS Hysteresis input
	VIH	Pnn_m	-	V _{CC} × 0.8	-	V _{CC} + 0.3	V	AUTOMOTIVE Hysteresis input
	V _{IHX0S}	X0	External clock in "Fast Clock Input mode"	VD × 0.8	-	VD	V	VD=1.8V±0.15V
"H" level input voltage	V _{IHX0AS}	XOA	External clock in "Oscillation mode"	V _{CC} × 0.8	-	V _{CC} + 0.3	V	
	V _{IHR}	RSTX	-	V _{CC} × 0.8	1	V _{CC} + 0.3	V	CMOS Hysteresis input
	V _{IHM}	MD	-	V _{CC} - 0.3	-	V _{CC} + 0.3	V	CMOS Hysteresis input
	V _{IHD}	DEBUG I/F	-	2.0	-	V _{CC} + 0.3	V	TTL Input
	Port	Port inputs	-	V _{SS} - 0.3	-	V _{CC} × 0.3	V	CMOS Hysteresis input
	V _{IL}	Pnn_m	-	V _{SS} - 0.3	-	V _{CC} × 0.5	V	AUTOMOTIVE Hysteresis input
	V _{ILX0S}	X0	External clock in "Fast Clock Input mode"	Vss	1	VD × 0.2	V	VD=1.8V±0.15V
"L" level input voltage	V _{ILX0AS}	XOA	External clock in "Oscillation mode"	V _{SS} - 0.3	1	V _{CC} × 0.2	V	
	V _{ILR}	RSTX	-	V _{SS} - 0.3	-	V _{CC} × 0.2	V	CMOS Hysteresis input
	V _{ILM}	MD	-	V _{SS} - 0.3	-	V _{SS} + 0.3	V	CMOS Hysteresis input
	V _{ILD}	DEBUG I/F	-	V _{SS} - 0.3	-	0.8	V	TTL Input



Parameter	Complete	Din name	n name Canditions		Value		Unit	Domonico
raiailletei	Symbol	Pin name	Conditions	Min	Тур	Max	Unit	Remarks
"H" level	V _{OH4}	4mA type	$4.5V \le V_{CC} \le 5.5V$ $I_{OH} = -4mA$ $2.7V \le V_{CC} < 4.5V$ $I_{OH} = -1.5mA$	V _{CC} - 0.5	-	V _{CC}	V	
output voltage	V _{OH3}	3mA type	$4.5V \le V_{CC} \le 5.5V$ $I_{OH} = -3mA$ $2.7V \le V_{CC} < 4.5V$ $I_{OH} = -1.5mA$	V _{CC} - 0.5	-	V _{CC}	V	
"L" level		4mA type	$4.5V \le V_{CC} \le 5.5V$ $I_{OL} = +4mA$ $2.7V \le V_{CC} < 4.5V$ $I_{OL} = +1.7mA$	-	-	0.4	V	
output voltage	V _{OL3}	3mA type $\begin{vmatrix} 2.7V \le V_{CC} < 5.5V \\ I_{OL} = +3mA \end{vmatrix}$		-	-	0.4	V	
	V _{OLD}	DEBUG I/F	PEBUG $V_{CC} = 2.7V$ F $I_{OL} = +25mA$		-	0.25	V	
Input leak current	I _{IL}	Pnn_m	$V_{SS} < V_I < V_{CC}$ AV_{SS} , $AVRL < V_I < AV_{CC}$, AVRH	- 1	-	+ 1	μА	
Pull-up resistance value	R _{PU}	Pnn_m	V _{CC} = 5.0V ±10%	25	50	100	kΩ	
Input capacitance	C _{IN}	Other than C, Vcc, Vss, AVcc, AVss, AVRH, AVRL	-	-	5	15	pF	



14.4.8 USART Timing

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C}, C_L = 50pF)$

Parameter	Symbol	Pin	Conditions		/ ≤ V _{CC} 5.5V	2.7V ≤ V ₀	cc < 4.5V	Unit
	_	name		Min	Max	Min	Max	
Serial clock cycle time	t _{SCYC}	SCKn		4t _{CLK}	-	4t _{CLKP1}	-	ns
$SCK \downarrow \to SOT$ delay time	t _{SLOVI}	SCKn, SOTn		- 20	+ 20	- 30	+ 30	ns
SOT → SCK ↑ delay time	t _{OVSHI}	SCKn, SOTn			-	N×t _{CLKP1} - 30 [*]	-	ns
SIN → SCK ↑ setup time	t _{IVSHI}	SCKn, SINn		t _{CLKP} 1 + 45	-	t _{CLKP1} + 55	-	ns
$SCK \uparrow \rightarrow SIN \text{ hold time}$	t _{SHIXI}	SCKn, SINn		0	-	0	-	ns
Serial clock "L" pulse width	t _{SLSH}	SCKn		t _{CLKP} 1 + 10	-	t _{CLKP1} + 10	-	ns
Serial clock "H" pulse width	t _{SHSL}	SCKn		t _{CLKP} 1 + 10	-	t _{CLKP1} + 10	-	ns
SCK ↓ →SOT delay time	t _{SLOVE}	SCKn, SOTn	External shift	-	2t _{CLKP1} + 45	-	2t _{CLKP1} + 55	ns
SIN → SCK ↑ setup time	t _{IVSHE}	SCKn, SINn	clock mode	t _{CLKP} ₁ /2 + 10	-	t _{CLKP1} /2 + 10	-	ns
$SCK \uparrow \rightarrow SIN$ hold time	t _{SHIXE}	SCKn, SINn		t _{CLKP} 1 + 10	-	t _{CLKP1} + 10	-	ns
SCK fall time	t _F	SCKn		-	20	-	20	ns
SCK rise time	t _R	SCKn		-	20	-	20	ns

Notes:

- · AC characteristic in CLK synchronized mode.
- \bullet $C_{\text{\scriptsize L}}$ is the load capacity value of pins when testing.
- Depending on the used machine clock frequency, the maximum possible baud rate can be limited by some parameters. These parameters are shown in "MB96600 series HARDWARE MANUAL".
- t_{CLKP1} indicates the peripheral clock 1 (CLKP1), Unit: ns
- These characteristics only guarantee the same relocate port number. For example, the combination of SCKn and SOTn_R is not guaranteed.
- *: Parameter N depends on t_{SCYC} and can be calculated as follows:
 - If $t_{SCYC} = 2 \times k \times t_{CLKP1}$, then N = k, where k is an integer > 2
 - If $t_{SCYC} = (2 \times k + 1) \times t_{CLKP1}$, then N = k + 1, where k is an integer > 1




14.4.9 External Input Timing

(V_{CC} = AV_{CC} = 2.7V to 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40°C to + 125°C)

Parameter	Symbol	Pin name	Value		Unit	Remarks		
rarameter	Symbol	Fin name	Min	Max	Ullit	Remarks		
		Pnn_m				General Purpose I/O		
		ADTG				A/D Converter trigger input		
		TINn				Reload Timer		
		TTGn	2t _{CLKP1} +200			PPG trigger input		
		FRCKn,	(t _{CLKP1} +200	_	ns	Free-Running Timer input		
Input pulse width	t _{INH} ,	FRCKn_R	1/f _{CLKP1})*		110	clock		
input pulse wiatii	t _{INL}	INn, INn_R	I/ICERPI)			Input Capture		
		AlNn,				Quadrature		
		BINn,				Position/Revolution		
		ZINn				Counter		
		INTn, INTn_R	200		no	External Interrupt		
		NMI	200	-	ns	Non-Maskable Interrupt		

^{*:} t_{CLKP1} indicates the peripheral clock1 (CLKP1) cycle time except stop when in stop mode.





14.5 A/D Converter

14.5.1 Electrical Characteristics for the A/D Converter

(V_{CC} = AV_{CC} = 2.7V to 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40°C to + 125°C)

D	0 1 1	D:		Value		11.74	5
Parameter	Symbol	Pin name	Min	Тур	Max	Unit	Remarks
Resolution	-	-	-	-	10	bit	
Total error	-	-	- 3.0	-	+ 3.0	LSB	
Nonlinearity error	-	-	- 2.5	-	+ 2.5	LSB	
Differential Nonlinearity error	-	-	- 1.9	-	+ 1.9	LSB	
Zero transition voltage	V _{OT}	ANn	Тур - 20	AVRL + 0.5LSB	Typ + 20	mV	
Full scale transition voltage	V _{FST}	ANn	Тур - 20	AVRH - 1.5LSB	Typ + 20	mV	
Compare time*		_	1.0	-	5.0	μS	$4.5V \le AV_{CC} \le 5.5V$
Compare time	_	_	2.2	-	8.0	μS	$2.7V \le AV_{CC} < 4.5V$
Sampling time*		_	0.5	-	-	μS	$4.5V \le AV_{CC} \le 5.5V$
Sampling time	_	_	1.2	-	-	μS	$2.7V \le AV_{CC} < 4.5V$
Power supply	I _A		-	2.0	3.1	mA	A/D Converter active
current	I _{AH}	AV _{CC}	-	-	3.3	μА	A/D Converter not operated
Reference power supply current	I _R	AVRH	-	520	810	μΑ	A/D Converter active
(between AVRH and AVRL)	I _{RH}	AVNII	-	-	1.0	μА	A/D Converter not operated
Analog input capacity	C _{VIN}	ANn	-	-	15.9	pF	
Analog impedance	R _{VIN}	ANn	-	-	2050	Ω	$4.5V \le AV_{CC} \le 5.5V$
Analog impedance	KVIN	AINII	-	-	3600	Ω	$2.7V \le AV_{CC} < 4.5V$
Analog port input current (during conversion)	I _{AIN}	ANn	- 0.3	-	+ 0.3	μА	AV _{SS} , AVRL <v<sub>AIN < AV_{CC}, AVRH</v<sub>
Analog input voltage	V _{AIN}	ANn	AVRL	-	AVRH	V	
Reference voltage	-	AVRH	AV _{CC} - 0.1	-	AV _{CC}	٧	
range	-	AVRL	AVss	-	AV _{SS} + 0.1	V	
Variation between channels	-	ANn	-	-	4.0	LSB	

^{*:} Time for each channel.



14.5.3 Definition of A/D Converter Terms

Resolution : Analog variation that is recognized by an A/D converter.

• Nonlinearity error : Deviation of the actual conversion characteristics from a straight line that connects the zero

transition point (0b0000000000 \longleftrightarrow 0b000000001) to the full-scale transition point

 $(0b11111111110 \longleftrightarrow 0b1111111111).$

• Differential nonlinearity error: Deviation from the ideal value of the input voltage that is required to change the


output code by 1LSB.

• Total error : Difference between the actual value and the theoretical value. The total error includes zero


transition error, full-scale transition error and nonlinearity error.

• Zero transition voltage : Input voltage which results in the minimum conversion value.

• Full scale transition voltage: Input voltage which results in the maximum conversion value.











15. Example Characteristics

This characteristic is an actual value of the arbitrary sample. It is not the guaranteed value.

■MB96F647







■Used setting

Mode	Selected Source Clock	Clock/Regulator and FLASH Settings	
Run mode	PLL	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 32MHz	
	Main osc.	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 4MHz	
	RC clock fast	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 2MHz	
	RC clock slow	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 100kHz	
	Sub osc.	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 32kHz	
Sleep mode	PLL	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 32MHz Regulator in High Power Mode, (CLKB is stopped in this mode)	
	Main osc.	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 4MHz Regulator in High Power Mode, (CLKB is stopped in this mode)	
	RC clock fast	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 2MHz Regulator in High Power Mode, (CLKB is stopped in this mode)	
	RC clock slow	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 100kHz Regulator in Low Power Mode, (CLKB is stopped in this mode)	
	Sub osc.	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 32kHz Regulator in Low Power Mode, (CLKB is stopped in this mode)	
Timer mode	PLL	CLKMC = 4MHz, CLKPLL = 32MHz (System clocks are stopped in this mode) Regulator in High Power Mode, FLASH in Power-down / reset mode	
	Main osc.	CLKMC = 4MHz (System clocks are stopped in this mode) Regulator in High Power Mode, FLASH in Power-down / reset mode	
	RC clock fast	CLKMC = 2MHz (System clocks are stopped in this mode) Regulator in High Power Mode, FLASH in Power-down / reset mode	
	RC clock slow	CLKMC = 100kHz (System clocks are stopped in this mode) Regulator in Low Power Mode, FLASH in Power-down / reset mode	
	Sub osc.	CLKMC = 32 kHz (System clocks are stopped in this mode) Regulator in Low Power Mode, FLASH in Power-down / reset mode	
Stop mode	stopped	(All clocks are stopped in this mode) Regulator in Low Power Mode, FLASH in Power-down / reset mode	



16. Ordering Information

MCU with CAN controller

Part number	Flash memory	Package*	
MB96F643RBPMC-GSE1	Flash A	100-pin plastic LQFP (FPT-100P-M20)	
MB96F643RBPMC-GSE2	(96.5KB)		
MB96F645RBPMC-GSE1	Flash A	100-pin plastic LQFP	
MB96F645RBPMC-GSE2	(160.5KB)	(FPT-100P-M20)	
MB96F646RBPMC-GSE1	Flash A	100-pin plastic LQFP	
MB96F646RBPMC-GSE2	(288.5KB)	(FPT-100P-M20)	
MB96F647RBPMC-GSE1	Flash A	100-pin plastic LQFP (FPT-100P-M20)	
MB96F647RBPMC-GSE2	(416.5KB)		

^{*:} For details about package, see "Package Dimension".

MCU without CAN controller

Part number	Flash memory	Package*	
MB96F643ABPMC-GSE1	Flash A	100-pin plastic LQFP	
MB96F643ABPMC-GSE2	(96.5KB)	(FPT-100P-M20)	
MB96F645ABPMC-GSE1	Flash A	100-pin plastic LQFP	
MB96F645ABPMC-GSE2	(160.5KB)	(FPT-100P-M20)	

^{*:} For details about package, see "Package Dimension".



Page	Section	Change Results
57	Electrical Characteristics 7. Flash Memory Write/Erase Characteristics	Changed the Note While the Flash memory is written or erased, shutdown of the external power (VCC) is prohibited. In the application system where the external power (VCC) might be shut down while writing, be sure to turn the power off by using an external voltage detector. While the Flash memory is written or erased, shutdown of the external power (VCC) is prohibited. In the application system where the external power (VCC) might be shut down while writing or erasing, be sure to turn the power off by using a low voltage detection function.
Revision 2	2.1	
-	-	Company name and layout design change

NOTE: Please see "Document History" about later revised information.



Document History

Document Title: MB96640 Series F²MC-16FX 16-Bit Microcontroller

Document Number: 002-04713

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	-	KSUN		Migrated to Cypress and assigned document number 002-04713 No change to document contents or format.
*A	5149634	KSUN	02/25/2016	Updated to Cypress format.