





Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	F <sup>2</sup> MC-16FX
Core Size	16-Bit
Speed	32MHz
Connectivity	CANbus, I <sup>2</sup> C, LINbus, SCI, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	81
Program Memory Size	288KB (288K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	24K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 24x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb96f646rbpmc-gse1



#### ■ Hardware Watchdog Timer

- ☐ Hardware watchdog timer is active after reset
- □ Window function of Watchdog Timer is used to select the lower window limit of the watchdog interval

#### ■Reload Timers

- □ 16-bit wide
- □ Prescaler with 1/2<sup>1</sup>, 1/2<sup>2</sup>, 1/2<sup>3</sup>, 1/2<sup>4</sup>, 1/2<sup>5</sup>, 1/2<sup>6</sup> of peripheral clock frequency
- □ Event count function

#### ■Free-Running Timers

- □ Signals an interrupt on overflow, supports timer clear upon match with Output Compare (0, 4)
- □ Prescaler with 1, 1/2<sup>1</sup>, 1/2<sup>2</sup>, 1/2<sup>3</sup>, 1/2<sup>4</sup>, 1/2<sup>5</sup>, 1/2<sup>6</sup>, 1/2<sup>7</sup>, 1/2<sup>8</sup> of peripheral clock frequency

#### ■Input Capture Units

- □ 16-bit wide
- □ Signals an interrupt upon external event
- □ Rising edge, Falling edge or Both (rising & falling) edges sensitive

#### ■Output Compare Units

- □ 16-bit wide
- □ Signals an interrupt when a match with Free-running Timer occurs
- ☐ A pair of compare registers can be used to generate an output signal

#### ■Programmable Pulse Generator

- □ 16-bit down counter, cycle and duty setting registers
- ☐ Can be used as 2 x 8-bit PPG
- □ Interrupt at trigger, counter borrow and/or duty match
- □ PWM operation and one-shot operation
- □ Internal prescaler allows 1, 1/4, 1/16, 1/64 of peripheral clock as counter clock or of selected Reload timer underflow as clock input
- ☐ Can be triggered by software or reload timer
- □ Can trigger ADC conversion
- □ Timing point capture
- □ Start delay

#### ■Quadrature Position/Revolution Counter (QPRC)

- □ Up/down count mode, Phase difference count mode, Count mode with direction
- □ 16-bit position counter
- □ 16-bit revolution counter
- ☐ Two 16-bit compare registers with interrupt
- □ Detection edge of the three external event input pins AIN, BIN and ZIN is configurable

#### ■Real Time Clock

- □ Operational on main oscillation (4MHz), sub oscillation (32kHz) or RC oscillation (100kHz/2MHz)
- □ Capable to correct oscillation deviation of Sub clock or RC oscillator clock (clock calibration)
- □ Read/write accessible second/minute/hour registers
- ☐ Can signal interrupts every half second/second/minute/hour/day
- □ Internal clock divider and prescaler provide exact 1s clock

#### ■External Interrupts

- □ Edge or Level sensitive
- □ Interrupt mask bit per channel
- □ Each available CAN channel RX has an external interrupt for wake-up
- □ Selected USART channels SIN have an external interrupt for wake-up

#### ■Non Maskable Interrupt

- ☐ Disabled after reset, can be enabled by Boot-ROM depending on ROM configuration block
- □ Once enabled, cannot be disabled other than by reset
- ☐ High or Low level sensitive
- ☐ Pin shared with external interrupt 0

#### ■I/O Ports

- $\hfill\square$  Most of the external pins can be used as general purpose I/O
- □ All push-pull outputs (except when used as I<sup>2</sup>C SDA/SCL line)
- ☐ Bit-wise programmable as input/output or peripheral signal
- ☐ Bit-wise programmable input enable
- □ One input level per GPIO-pin (either Automotive or CMOS hysteresis)
- ☐ Bit-wise programmable pull-up resistor

#### ■Built-in On Chip Debugger (OCD)

- ☐ One-wire debug tool interface
- □ Break function:
  - Hardware break: 6 points (shared with code event)
  - Software break: 4096 points
- Event function
  - Code event: 6 points (shared with hardware break)
  - · Data event: 6 points
- Event sequencer: 2 levels + reset
- □ Execution time measurement function
- ☐ Trace function: 42 branches
- □ Security function

#### ■Flash Memory

- ☐ Dual operation flash allowing reading of one Flash bank while programming or erasing the other bank
- □ Command sequencer for automatic execution of programming algorithm and for supporting DMA for programming of the Flash Memory
- □ Supports automatic programming, Embedded Algorithm
- □ Write/Erase/Erase-Suspend/Resume commands
- ☐ A flag indicating completion of the automatic algorithm
- ☐ Erase can be performed on each sector individually
- □ Sector protection
- ☐ Flash Security feature to protect the content of the Flash
- □ Low voltage detection during Flash erases or writes



# 1. Product Lineup

		Features		Remark
Subclock	Product Type		Flash Memory Product	
Subclock			Subclock can be set by software	
Dual Operation Flash Memory RAM		-		
	64.5KB + 32KB 10KB		MB96F643R, MB96F643A	Product Options
128.5KB + 3		16KB	MB96F645R, MB96F645A	R: MCU with CAN
256.5KB + 3		24KB	MB96F646R	A: MCU without CAN
384.5KB + 3	32KB 2	28KB	MB96F647R	7 t. MOO Willout O/ IIV
Package			LQFP-100 FPT-100P-M20	
DMA			4ch	
USART			6ch	LIN-USART 0 to 2/4/5/7
	with automatic LIN-Header transmission/reception	•	Yes (only 1ch)	LIN-USART 0
	with 16 byte RX- and TX-FIFO		No	
I <sup>2</sup> C			2ch	I <sup>2</sup> C 0/1
8/10-bit A/D	Converter		24ch	AN 2 to 4/6 to 8/10 to 12/14 to 28
	with Data Buffer		No	
	with Range Comparator		Yes	
	with Scan Disable		Yes	
	with ADC Pulse Detection		No	
	ad Timer (RLT)		5ch	RLT 0 to 3/6
16-bit Free-Running Timer (FRT)			3ch	FRT 0 to 2
16-bit Input	16-bit Input Capture Unit (ICU)		7ch (1 channel for LIN-USART)	ICU 0/1/4 to 7/9 (ICU 9 for LIN-USART)
•	ut Compare Unit (OCU)		7ch	OCU 0 to 4/6/7 (OCU 4 for FRT clear)
8/16-bit Pro	grammable Pulse Generato	r (PPG)	16ch (16-bit) / 24ch (8-bit)	PPG 0 to 15
	with Timing point capture		Yes	
	with Start delay		Yes	
	with Ramp		No	
Quadrature (QPRC)	Position/Revolution Counte	r	2ch	QPRC 0/1
CAN Interfa	се		1ch	CAN 0 32 Message Buffers
External Into	errupts (INT)		16ch	INT 0 to 15
	ble Interrupt (NMI)		1ch	
Real Time C	Clock (RTC)		1ch	
I/O Ports			79 (Dual clock mode) 81 (Single clock mode)	
Clock Calib	ration Unit (CAL)		1ch	
Clock Output Function			2ch	
Low Voltage Detection Function			Yes	Low voltage detection function can be disabled by software
Hardware V	Vatchdog Timer		Yes	
On-chip RC			Yes	
	bugger		Yes	

### Note:

All signals of the peripheral function in each product cannot be allocated by limiting the pins of package. It is necessary to use the port relocate function of the general I/O port according to your function use.



# 4. Pin Description

Pin name	Feature	Description
ADTG	ADC	A/D converter trigger input pin
AlNn	QPRC	Quadrature Position/Revolution Counter Unit n input pin
ANn	ADC	A/D converter channel n input pin
AVcc	Supply	Analog circuits power supply pin
AVRH	ADC	A/D converter high reference voltage input pin
AVRL	ADC	A/D converter low reference voltage input pin
AVss	Supply	Analog circuits power supply pin
BINn	QPRC	Quadrature Position/Revolution Counter Unit n input pin
С	Voltage regulator	Internally regulated power supply stabilization capacitor pin
CKOTn	Clock Output function	Clock Output function n output pin
CKOTn_R	Clock Output function	Relocated Clock Output function n output pin
CKOTXn	Clock Output function	Clock Output function n inverted output pin
CKOTXn_R	Clock Output function	Relocated Clock Output function n inverted output pin
DEBUG I/F	OCD	On Chip Debugger input/output pin
FRCKn	Free-Running Timer	Free-Running Timer n input pin
FRCKn_R	Free-Running Timer	Relocated Free-Running Timer n input pin
INn	ICU	Input Capture Unit n input pin
INn_R	ICU	Relocated Input Capture Unit n input pin
INTn	External Interrupt	External Interrupt n input pin
INTn_R	External Interrupt	Relocated External Interrupt n input pin
MD	Core	Input pin for specifying the operating mode
NMI	External Interrupt	Non-Maskable Interrupt input pin
OUTn	OCU	Output Compare Unit n waveform output pin
OUTn_R	OCU	Relocated Output Compare Unit n waveform output pin
Pnn_m	GPIO	General purpose I/O pin
PPGn	PPG	Programmable Pulse Generator n output pin (16bit/8bit)
PPGn_R	PPG	Relocated Programmable Pulse Generator n output pin (16bit/8bit)
PPGn_B	PPG	Programmable Pulse Generator n output pin (16bit/8bit)
RSTX	Core	Reset input pin
RXn	CAN	CAN interface n RX input pin
SCKn	USART	USART n serial clock input/output pin
SCKn_R	USART	Relocated USART n serial clock input/output pin
SCLn	I <sup>2</sup> C	I <sup>2</sup> C interface n clock I/O input/output pin
SDAn	I <sup>2</sup> C	I <sup>2</sup> C interface n serial data I/O input/output pin
SINn	USART	USART n serial data input pin
SINn_R	USART	Relocated USART n serial data input pin
SOTn	USART	USART n serial data output pin
SOTn_R	USART	Relocated USART n serial data output pin
TINn	Reload Timer	Reload Timer n event input pin
TOTn	Reload Timer	Reload Timer n output pin



Pin no.	I/O circuit type*	Pin name
39	К	P08_7 / AN23 / PPG7_B
40	К	P09_0 / AN24 / PPG8_R
41	К	P09_1 / AN25 / PPG9_R
42	К	P09_2 / AN26 / PPG10_R
43	К	P09_3 / AN27 / PPG11_R
44	Н	P17_1 / PPG12_R
45	Н	P17_2 / PPG13_R
46	I	P10_0 / SIN2 / TIN3 / AN28 / INT11
47	Н	P10_1 / SOT2 / TOT3
48	М	P10_2 / SCK2 / PPG6
49	Н	P10_3 / PPG7
50	Supply	Vcc
51	Supply	Vss
52	0	DEBUG I/F
53	Н	P17_0
54	С	MD
55	A	X0
56	A	X1
57	Supply	Vss
58	В	P04_0 / X0A
59	В	P04_1 / X1A
60	С	RSTX
61	Н	P11_0
62	Н	P11_1 / PPG0_R
63	Н	P11_2 / PPG1_R
64	Н	P11_3 / PPG2_R
65	Н	P11_4 / PPG3_R
66	Н	P11_5 / PPG4_R
67	Н	P11_6 / FRCK0_R / ZIN1
68	Н	P11_7 / IN0_R / AIN1
69	Н	P12_0 / IN1_R / BIN1
70	Н	P12_3 / OUT2_R
71	Н	P12_7 / INT1_R
72	Н	P00_0 / INT3_R / FRCK2
73	Н	P00_1 / INT4_R
74	Н	P00_2 / INT5_R
75	Supply	Vcc
76	Supply	Vss
77	Н	P00_3 / INT6_R / PPG8_B



Pin no.	I/O circuit type*	Pin name
78	Н	P00_4 / INT7_R / PPG9_B
79	Н	P00_5 / IN6 / TTG2 / TTG6 / PPG10_B
80	Н	P00_6 / IN7 / TTG3 / TTG7 / PPG11_B
81	Н	P00_7 / INT14
82	М	P01_0 / SCK7
83	Н	P01_1 / CKOT1 / OUT0 / SOT7
84	M	P01_2 / CKOTX1 / OUT1 / INT15 / SIN7
85	Н	P01_3 / PPG5
86	М	P01_4 / SIN4 / INT8
87	Н	P01_5 / SOT4
88	М	P01_6 / SCK4 / TTG12
89	М	P01_7 / CKOTX1_R / INT9 / TTG13 / ZIN0 / SCK7_R
90	Н	P02_0 / CKOT1_R / INT10 / TTG14 / AIN0 / SOT7_R
91	М	P02_2 / IN7_R / CKOT0_R / INT12 / BIN0 / SIN7_R
92	M	P02_5 / OUT0_R / INT13 / SIN5_R
93	Н	P03_0 / PPG4_B
94	Н	P03_1 / PPG5_B
95	Н	P03_2 / PPG14_B / SOT5_R
96	М	P03_3 / PPG15_B / SCK5_R
97	М	P03_4 / RX0 / INT4
98	Н	P03_5 / TX0
99	Н	P03_6 / INT0 / NMI
100	Supply	Vcc

<sup>\*:</sup> See "I/O Circuit Type" for details on the I/O circuit types.



Vector number	Offset in vector table	Vector name	Cleared by DMA	Index in ICR to program	Description	
40	35Сн	PPG2	Yes	40	Programmable Pulse Generator 2	
41	358 <sub>H</sub>	PPG3	Yes	41	Programmable Pulse Generator 3	
42	354 <sub>H</sub>	PPG4	Yes	42	Programmable Pulse Generator 4	
43	350н	PPG5	Yes	43	Programmable Pulse Generator 5	
44	34C <sub>H</sub>	PPG6	Yes	44	Programmable Pulse Generator 6	
45	348 <sub>H</sub>	PPG7	Yes	45	Programmable Pulse Generator 7	
46	344 <sub>H</sub>	PPG8	Yes	46	Programmable Pulse Generator 8	
47	340 <sub>H</sub>	PPG9	Yes	47	Programmable Pulse Generator 9	
48	33Сн	PPG10	Yes	48	Programmable Pulse Generator 10	
49	338 <sub>H</sub>	PPG11	Yes	49	Programmable Pulse Generator 11	
50	334 <sub>H</sub>	PPG12	Yes	50	Programmable Pulse Generator 12	
51	330 <sub>H</sub>	PPG13	Yes	51	Programmable Pulse Generator 13	
52	32C <sub>H</sub>	PPG14	Yes	52	Programmable Pulse Generator 14	
53	328 <sub>H</sub>	PPG15	Yes	53	Programmable Pulse Generator 15	
54	324 <sub>H</sub>	-	-	54	Reserved	
55	320 <sub>H</sub>	-	-	55	Reserved	
56	31C <sub>H</sub>	-	-	56	Reserved	
57	318 <sub>H</sub>	-	-	57	Reserved	
58	314 <sub>H</sub>	RLT0	Yes	58	Reload Timer 0	
59	310 <sub>H</sub>	RLT1	Yes	59	Reload Timer 1	
60	30C <sub>H</sub>	RLT2	Yes	60	Reload Timer 2	
61	308 <sub>H</sub>	RLT3	Yes	61	Reload Timer 3	
62	304 <sub>H</sub>	-	-	62	Reserved	
63	300 <sub>H</sub>	-	-	63	Reserved	
64	2FC <sub>H</sub>	RLT6	Yes	64	Reload Timer 6	
65	2F8 <sub>H</sub>	ICU0	Yes	65	Input Capture Unit 0	
66	2F4 <sub>H</sub>	ICU1	Yes	66	Input Capture Unit 1	
67	2F0 <sub>H</sub>	-	-	67	Reserved	
68	2EC <sub>H</sub>	-	-	68	Reserved	
69	2E8 <sub>H</sub>	ICU4	Yes	69	Input Capture Unit 4	
70	2E4 <sub>H</sub>	ICU5	Yes	70	Input Capture Unit 5	
71	2E0 <sub>H</sub>	ICU6	Yes	71	Input Capture Unit 6	
72	2DC <sub>H</sub>	ICU7	Yes	72	Input Capture Unit 7	
73	2D8 <sub>H</sub>	-	-	73	Reserved	
74	2D4 <sub>H</sub>	ICU9	Yes	74	Input Capture Unit 9	
75	2D0 <sub>H</sub>	-	-	75	Reserved	
76	2CC <sub>H</sub>	-	-	76	Reserved	
77	2C8 <sub>H</sub>	OCU0	Yes	77	Output Compare Unit 0	
78	2C4 <sub>H</sub>	OCU1	Yes	78	Output Compare Unit 1	
79	2С0н	OCU2	Yes	79	Output Compare Unit 2	
80	2BC <sub>H</sub>	OCU3	Yes	80	Output Compare Unit 3	
81	2B8 <sub>H</sub>	OCU4	Yes	81	Output Compare Unit 4	



Vector number	Offset in vector table	Vector name	Cleared by DMA	Index in ICR to program	Description
82	2B4 <sub>H</sub>	-	-	82	Reserved
83	2B0 <sub>H</sub>	OCU6	Yes	83	Output Compare Unit 6
84	2AC <sub>H</sub>	OCU7	Yes	84	Output Compare Unit 7
85	2A8 <sub>H</sub>	-	-	85	Reserved
86	2A4 <sub>H</sub>	-	-	86	Reserved
87	2A0 <sub>H</sub>	-	-	87	Reserved
88	29C <sub>H</sub>	-	-	88	Reserved
89	298н	FRT0	Yes	89	Free-Running Timer 0
90	294 <sub>H</sub>	FRT1	Yes	90	Free-Running Timer 1
91	290 <sub>H</sub>	FRT2	Yes	91	Free-Running Timer 2
92	28C <sub>H</sub>	-	-	92	Reserved
93	288 <sub>H</sub>	RTC0	No	93	Real Time Clock
94	284 <sub>H</sub>	CAL0	No	94	Clock Calibration Unit
95	280 <sub>H</sub>	-	-	95	Reserved
96	27C <sub>H</sub>	IIC0	Yes	96	I <sup>2</sup> C interface 0
97	278 <sub>H</sub>	IIC1	Yes	97	I <sup>2</sup> C interface 1
98	274 <sub>H</sub>	ADC0	Yes	98	A/D Converter 0
99	270 <sub>H</sub>	-	-	99	Reserved
100	26C <sub>H</sub>	-	-	100	Reserved
101	268 <sub>H</sub>	LINR0	Yes	101	LIN USART 0 RX
102	264 <sub>H</sub>	LINT0	Yes	102	LIN USART 0 TX
103	260 <sub>H</sub>	LINR1	Yes	103	LIN USART 1 RX
104	25C <sub>H</sub>	LINT1	Yes	104	LIN USART 1 TX
105	258 <sub>H</sub>	LINR2	Yes	105	LIN USART 2 RX
106	254 <sub>H</sub>	LINT2	Yes	106	LIN USART 2 TX
107	250 <sub>H</sub>	-	-	107	Reserved
108	24C <sub>H</sub>	-	-	108	Reserved
109	248 <sub>H</sub>	LINR4	Yes	109	LIN USART 4 RX
110	244 <sub>H</sub>	LINT4	Yes	110	LIN USART 4 TX
111	240 <sub>H</sub>	LINR5	Yes	111	LIN USART 5 RX
112	23C <sub>H</sub>	LINT5	Yes	112	LIN USART 5 TX
113	238 <sub>H</sub>	-	-	113	Reserved
114	234 <sub>H</sub>	-	-	114	Reserved
115	230 <sub>H</sub>	LINR7	Yes	115	LIN USART 7 RX
116	22C <sub>H</sub>	LINT7	Yes	116	LIN USART 7 TX
117	228 <sub>H</sub>	-	-	117	Reserved
118	224 <sub>H</sub>	-	-	118	Reserved
119	220 <sub>H</sub>	-	-	119	Reserved
120	21C <sub>H</sub>	-	-	120	Reserved



Vector number	Offset in vector table	Vector name	Cleared by DMA	Index in ICR to program	Description
121	218 <sub>H</sub>	-	-	121	Reserved
122	214 <sub>H</sub>	-	-	122	Reserved
123	210 <sub>H</sub>	-	-	123	Reserved
124	20C <sub>H</sub>	-	-	124	Reserved
125	208 <sub>H</sub>	-	-	125	Reserved
126	204 <sub>H</sub>	-	-	126	Reserved
127	200 <sub>H</sub>	-	-	127	Reserved
128	1FC <sub>H</sub>	-	-	128	Reserved
129	1F8 <sub>H</sub>	-	-	129	Reserved
130	1F4 <sub>H</sub>	-	-	130	Reserved
131	1F0 <sub>H</sub>	-	-	131	Reserved
132	1EC <sub>H</sub>	-	-	132	Reserved
133	1E8 <sub>H</sub>	FLASHA	Yes	133	Flash memory A interrupt
134	1E4 <sub>H</sub>	-	-	134	Reserved
135	1E0 <sub>H</sub>	-	-	135	Reserved
136	1DC <sub>H</sub>	-	-	136	Reserved
137	1D8 <sub>H</sub>	QPRC0	Yes	137	Quad Position/Revolution counter 0
138	1D4 <sub>H</sub>	QPRC1	Yes	138	Quad Position/Revolution counter 1
139	1D0 <sub>H</sub>	ADCRC0	No	139	A/D Converter 0 - Range Comparator
140	1CC <sub>H</sub>	-	-	140	Reserved
141	1C8 <sub>H</sub>	-	-	141	Reserved
142	1C4 <sub>H</sub>	-	-	142	Reserved
143	1C0 <sub>H</sub>	-	-	143	Reserved



# 13. Handling Devices

#### Special care is required for the following when handling the device:

- Latch-up prevention
- Unused pins handling
- External clock usage
- Notes on PLL clock mode operation
- Power supply pins (V<sub>cc</sub>/V<sub>ss</sub>)
- Crystal oscillator and ceramic resonator circuit
- Turn on sequence of power supply to A/D converter and analog inputs
- · Pin handling when not using the A/D converter
- · Notes on Power-on
- Stabilization of power supply voltage
- SMC power supply pins
- Serial communication
- Mode Pin (MD)

### 13.1 Latch-up prevention

CMOS IC chips may suffer latch-up under the following conditions:

- A voltage higher than V<sub>CC</sub> or lower than V<sub>SS</sub> is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between V<sub>∞</sub> pins and V<sub>ss</sub> pins.
- The AV<sub>CC</sub> power supply is applied before the V<sub>CC</sub> voltage.

Latch-up may increase the power supply current dramatically, causing thermal damages to the device.

For the same reason, extra care is required to not let the analog power-supply voltage (AV<sub>CC</sub>, AVRH) exceed the digital power-supply voltage.

#### 13.2 Unused pins handling

Unused input pins can be left open when the input is disabled (corresponding bit of Port Input Enable register PIER = 0).

Leaving unused input pins open when the input is enabled may result in misbehavior and possible permanent damage of the device. To prevent latch-up, they must therefore be pulled up or pulled down through resistors which should be more than  $2k\Omega$ .

Unused bidirectional pins can be set either to the output state and be then left open, or to the input state with either input disabled or external pull-up/pull-down resistor as described above.


#### 13.3 External clock usage

The permitted frequency range of an external clock depends on the oscillator type and configuration.

See AC Characteristics for detailed modes and frequency limits. Single and opposite phase external clocks must be connected as follows:

#### 13.3.1 Single phase external clock for Main oscillator

When using a single phase external clock for the Main oscillator, X0 pin must be driven and X1 pin left open. And supply 1.8V power to the external clock.





### 14. Electrical Characteristics

#### 14.1 Absolute Maximum Ratings

Parameter	Symbol Condition Rating		Unit	Remarks		
Parameter	Symbol	Condition	Min	Max	Ullit	Remarks
Power supply voltage*1	V <sub>CC</sub>	-	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 6.0	V	
Analog power supply voltage*1	AV <sub>CC</sub>	-	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 6.0	V	$V_{CC} = AV_{CC}^{*2}$
Analog reference voltage*1	AVRH, AVRL	-	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 6.0	V	AV <sub>CC</sub> ≥ AVRH, AV <sub>CC</sub> ≥ AVRL, AVRH > AVRL, AVRL ≥ AV <sub>SS</sub>
Input voltage*1	Vı	-	V <sub>SS</sub> - 0.3	$V_{SS} + 6.0$	V	$V_1 \le V_{CC} + 0.3V^{*3}$
Output voltage*1	Vo	-	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 6.0	V	$V_0 \le V_{CC} + 0.3V^{*3}$
Maximum Clamp Current	I <sub>CLAMP</sub>	-	-4.0	+4.0	mA	Applicable to general purpose I/O pins *4
Total Maximum Clamp Current	Σ I <sub>CLAMP</sub>	-	-	26	mA	Applicable to general purpose I/O pins *4
"L" level maximum output current	I <sub>OL</sub>	-	-	15	mA	
"L" level average output current	I <sub>OLAV</sub>	-	-	4	mA	
"L" level maximum overall output current	ΣI <sub>OL</sub>	-	-	66	mA	
"L" level average overall output current	ΣI <sub>OLAV</sub>	-	-	33	mA	
"H" level maximum output current	Іон	-	-	-15	mA	
"H" level average output current	I <sub>OHAV</sub>	-	-	-4	mA	
"H" level maximum overall output current	ΣΙ <sub>ΟΗ</sub>	-	-	-66	mA	
"H" level average overall output current	ΣI <sub>OHAV</sub>	-	-	-33	mA	
Power consumption*5	P <sub>D</sub>	T <sub>A</sub> = +125°C	-	416 <sup>*6</sup>	mW	
Operating ambient temperature	T <sub>A</sub>	-	-40	+125 <sup>*7</sup>	°C	
Storage temperature	T <sub>STG</sub>	-	-55	+150	°C	

<sup>\*1:</sup> This parameter is based on  $V_{SS} = AV_{SS} = 0V$ .

- · Use within recommended operating conditions.
- · Use at DC voltage (current).
- The +B signal should always be applied a limiting resistance placed between the +B signal and the microcontroller.
- The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
- Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the VCC pin, and this may affect other devices.
- Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0V), the power supply is provided from the pins, so that incomplete operation may result.

<sup>\*2:</sup> AV<sub>CC</sub> and V<sub>CC</sub> must be set to the same voltage. It is required that AV<sub>CC</sub> does not exceed V<sub>CC</sub> and that the voltage at the analog inputs does not exceed AV<sub>CC</sub> when the power is switched on.

<sup>\*3:</sup>  $V_I$  and  $V_O$  should not exceed  $V_{CC}$  + 0.3V.  $V_I$  should also not exceed the specified ratings. However if the maximum current to/from an input is limited by some means with external components, the  $I_{CLAMP}$  rating supersedes the  $V_I$  rating. Input/Output voltages of standard ports depend on  $V_{CC}$ .

<sup>\*4:</sup> Applicable to all general purpose I/O pins (Pnn\_m).



		Pin	1 0 111		Value		11.74	
Parameter	Symbol	name	Conditions	Min	Тур	Max	Unit	Remarks
				-	20	60	μА	T <sub>A</sub> = +25°C
Power supply current in Stop mode <sup>*3</sup>	I <sub>CCH</sub>		-	-	-	880	μΑ	T <sub>A</sub> = +105°C
515	11000			-	-	1845	μΑ	T <sub>A</sub> = +125°C
Flash Power Down current	I <sub>CCFLASHPD</sub>		-	-	36	70	μА	
Power supply current for active Low	I <sub>CCLVD</sub>	Vcc	Low voltage detector enabled	-	5	-	μΑ	T <sub>A</sub> = +25°C
Voltage detector*4				-	-	12.5	μА	T <sub>A</sub> = +125°C
Flash Write/	laasi vaii		_	-	12.5	-	mA	T <sub>A</sub> = +25°C
Erase current*5	ICCFLASH		-		-	20	mA	T <sub>A</sub> = +125°C

- \*1: The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32 kHz external clock connected to the Sub oscillator. See chapter "Standby mode and voltage regulator control circuit" of the Hardware Manual for further details about voltage regulator control. Current for "On Chip Debugger" part is not included. Power supply current in Run mode does not include Flash Write / Erase current.
- \*2: The power supply current in Timer mode is the value when Flash is in Power-down / reset mode.
  - When Flash is not in Power-down / reset mode, I<sub>CCFLASHPD</sub> must be added to the Power supply current.
  - The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32 kHz external clock connected to the Sub oscillator. The current for "On Chip Debugger" part is not included.
- \*3: The power supply current in Stop mode is the value when Flash is in Power-down / reset mode.

  When Flash is not in Power-down / reset mode, I<sub>CCFLASHPD</sub> must be added to the Power supply current.
- \*4: When low voltage detector is enabled, ICCLVD must be added to Power supply current.
- \*5: When Flash Write / Erase program is executed, I<sub>CCFLASH</sub> must be added to Power supply current.



Davamatav	Complete	Din name	Conditions		Value			Domonico
Parameter	Symbol	Pin name	Conditions	Min	Тур	Max	Unit	Remarks
"H" level	V <sub>OH4</sub>	4mA type	$4.5V \le V_{CC} \le 5.5V$ $I_{OH} = -4mA$ $2.7V \le V_{CC} < 4.5V$ $I_{OH} = -1.5mA$	V <sub>CC</sub> - 0.5	-	V <sub>CC</sub>	V	
output voltage	V <sub>OH3</sub>	3mA type	$4.5V \le V_{CC} \le 5.5V$ $I_{OH} = -3mA$ $2.7V \le V_{CC} < 4.5V$ $I_{OH} = -1.5mA$	V <sub>CC</sub> - 0.5	-	V <sub>CC</sub>	V	
"L" level	V <sub>OL4</sub>	4mA type $ 4.5V \le V_{CC} \le 5.5V $ $ I_{OL} = +4mA $ $ 2.7V \le V_{CC} < 4.5V $ $ I_{OL} = +1.7mA $		-	-	0.4	V	
output voltage	V <sub>OL3</sub>	3mA type	$2.7V \le V_{CC} < 5.5V$ $I_{OL} = +3mA$	-	-	0.4	V	
	V <sub>OLD</sub>	DEBUG I/F	$V_{CC} = 2.7V$ $I_{OL} = +25mA$	0	-	0.25	V	
Input leak current	I <sub>IL</sub>	Pnn_m	$V_{SS} < V_I < V_{CC}$ $AV_{SS}$ , $AVRL < V_I < AV_{CC}$ , AVRH	- 1	-	+ 1	μА	
Pull-up resistance value	R <sub>PU</sub>	Pnn_m	V <sub>CC</sub> = 5.0V ±10%	25	50	100	kΩ	
Input capacitance	C <sub>IN</sub>	Other than C, Vcc, Vss, AVcc, AVss, AVRH, AVRL	-	-	5	15	pF	





# 14.4 AC Characteristics

# 14.4.1 Main Clock Input Characteristics

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, VD=1.8V\pm0.15V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 125^{\circ}C)$ 

_			Value					
Parameter	Symbol	Pin name	Min	Тур	Max	Unit	Remarks	
			4	-	8	MHz	When using a crystal oscillator, PLL off	
Input frequency	f <sub>C</sub>	X0, X1	-	-	8	MHz	When using an opposite phase external clock, PLL off	
		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	4	-	8	MHz	When using a crystal oscillator or opposite phase external clock, PLL on	
Input fraguency	f <sub>FCI</sub>	X0	-	-	8	MHz	When using a single phase external clock in "Fast Clock Input mode", PLL off	
Input frequency			4	-	8	MHz	When using a single phase external clock in "Fast Clock Input mode", PLL on	
Input clock cycle	t <sub>CYLH</sub>	-	125	-	-	ns		
Input clock pulse width	P <sub>WH</sub> , P <sub>WL</sub>	-	55	-	-	ns		







### 14.4.8 USART Timing


 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C}, C_L = 50pF)$ 

Parameter	Symbol	Pin name	Conditions	4.5V ≤ V <sub>CC</sub> <5.5V		2.7V ≤ V <sub>CC</sub> < 4.5V		Unit
				Min	Max	Min	Max	
Serial clock cycle time	t <sub>SCYC</sub>	SCKn	Internal shift clock mode	4t <sub>CLK</sub>	-	4t <sub>CLKP1</sub>	-	ns
$SCK \downarrow \to SOT$ delay time	t <sub>SLOVI</sub>	SCKn, SOTn		- 20	+ 20	- 30	+ 30	ns
SOT → SCK ↑ delay time	t <sub>OVSHI</sub>	SCKn, SOTn		N×t <sub>C</sub> LKP1  - 20	-	N×t <sub>CLKP1</sub> - 30 <sup>*</sup>	-	ns
SIN → SCK ↑ setup time	t <sub>IVSHI</sub>	SCKn, SINn		t <sub>CLKP</sub> 1 + 45	-	t <sub>CLKP1</sub> + 55	-	ns
$SCK \uparrow \rightarrow SIN \text{ hold time}$	t <sub>SHIXI</sub>	SCKn, SINn		0	-	0	-	ns
Serial clock "L" pulse width	t <sub>SLSH</sub>	SCKn	External shift clock mode	t <sub>CLKP</sub> 1 + 10	-	t <sub>CLKP1</sub> + 10	-	ns
Serial clock "H" pulse width	t <sub>SHSL</sub>	SCKn		t <sub>CLKP</sub> 1 + 10	-	t <sub>CLKP1</sub> + 10	-	ns
SCK ↓ →SOT delay time	t <sub>SLOVE</sub>	SCKn, SOTn		-	2t <sub>CLKP1</sub> + 45	-	2t <sub>CLKP1</sub> + 55	ns
SIN → SCK ↑ setup time	t <sub>IVSHE</sub>	SCKn, SINn		t <sub>CLKP</sub> <sub>1</sub> /2 + 10	-	t <sub>CLKP1</sub> /2 + 10	-	ns
$SCK \uparrow \rightarrow SIN$ hold time	t <sub>SHIXE</sub>	SCKn, SINn		t <sub>CLKP</sub> 1 + 10	-	t <sub>CLKP1</sub> + 10	-	ns
SCK fall time	t <sub>F</sub>	SCKn		-	20	-	20	ns
SCK rise time	t <sub>R</sub>	SCKn		-	20	-	20	ns


#### Notes:


- · AC characteristic in CLK synchronized mode.
- $\bullet$   $C_{\text{\scriptsize L}}$  is the load capacity value of pins when testing.
- Depending on the used machine clock frequency, the maximum possible baud rate can be limited by some parameters. These parameters are shown in "MB96600 series HARDWARE MANUAL".
- $t_{\text{CLKP1}}$  indicates the peripheral clock 1 (CLKP1), Unit: ns
- These characteristics only guarantee the same relocate port number. For example, the combination of SCKn and SOTn\_R is not guaranteed.
- \*: Parameter N depends on t<sub>SCYC</sub> and can be calculated as follows:
  - If  $t_{SCYC} = 2 \times k \times t_{CLKP1}$ , then N = k, where k is an integer > 2
  - If  $t_{SCYC} = (2 \times k + 1) \times t_{CLKP1}$ , then N = k + 1, where k is an integer > 1















# 15. Example Characteristics

This characteristic is an actual value of the arbitrary sample. It is not the guaranteed value.


#### ■MB96F647








### ■MB96F647







# 16. Ordering Information

# MCU with CAN controller

Part number	Flash memory	Package*		
MB96F643RBPMC-GSE1	Flash A	100-pin plastic LQFP		
MB96F643RBPMC-GSE2	(96.5KB)	(FPT-100P-M20)		
MB96F645RBPMC-GSE1	Flash A	100-pin plastic LQFP		
MB96F645RBPMC-GSE2	(160.5KB)	(FPT-100P-M20)		
MB96F646RBPMC-GSE1	Flash A	100-pin plastic LQFP		
MB96F646RBPMC-GSE2	(288.5KB)	(FPT-100P-M20)		
MB96F647RBPMC-GSE1	Flash A	100-pin plastic LQFP		
MB96F647RBPMC-GSE2	(416.5KB)	(FPT-100P-M20)		

<sup>\*:</sup> For details about package, see "Package Dimension".

# MCU without CAN controller

Part number	Flash memory	Package*
MB96F643ABPMC-GSE1	Flash A	100-pin plastic LQFP
MB96F643ABPMC-GSE2	(96.5KB)	(FPT-100P-M20)
MB96F645ABPMC-GSE1	Flash A	100-pin plastic LQFP
MB96F645ABPMC-GSE2	(160.5KB)	(FPT-100P-M20)

<sup>\*:</sup> For details about package, see "Package Dimension".



# Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cvpress.com/interface Lighting & Power Control cypress.com/powerpsoc Memory cypress.com/memory **PSoC** cypress.com/psoc **Touch Sensing** cypress.com/touch **USB Controllers** cypress.com/usb Wireless/RF cypress.com/wireless

# PSoC<sup>®</sup> Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

# **Cypress Developer Community**

Community | Forums | Blogs | Video | Training

# **Technical Support**

cypress.com/go/support

© Cypress Semiconductor Corporation 2013-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you under its copyright rights in the Software, a personal, non-exclusive, nontransferable license (without the right to sublicense) (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware product units. Cypress also grants you a personal, non-exclusive, nontransferable, license (without the right to sublicense) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely to the minimum extent that is necessary for you to exercise your rights under the copyright license granted in the previous sentence. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and Company shall and hereby does release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. Company shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 002-04713 Rev.\*A February 25, 2016 Page 65 of 65