



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	10MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	5
Program Memory Size	1.75KB (1K x 14)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 4x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	8-DIP (0.300", 7.62mm)
Supplier Device Package	8-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic12c671-10e-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### 4.2.2.6 PCON REGISTER

The Power Control (PCON) Register contains a flag bit to allow differentiation between a Power-on Reset (POR), an external MCLR Reset and a WDT Reset.

### REGISTER 4-6: PCON REGISTER (ADDRESS 8Eh)



# 5.0 I/O PORT

As with any other register, the I/O register can be written and read under program control. However, read instructions (i.e., MOVF GPIO, W) always read the I/O pins independent of the pin's input/output modes. On RESET, all I/O ports are defined as input (inputs are at hi-impedance), since the I/O control registers are all set.

# 5.1 <u>GPIO</u>

GPIO is an 8-bit I/O register. Only the low order 6 bits are used (GP<5:0>). Bits 6 and 7 (SDA and SCL. respectively) are used by the EEPROM peripheral on the PIC12CE673/674. Refer to Section 6.0 and Appendix B for use of SDA and SCL. Please note that GP3 is an input only pin. The configuration word can set several I/O's to alternate functions. When acting as alternate functions, the pins will read as '0' during port read. Pins GP0, GP1 and GP3 can be configured with weak pull-ups and also with interrupt-on-change. The interrupt on change and weak pull-up functions are not pin selectable. If pin 4, (GP3), is configured as MCLR, a weak pull-up is always on. Interrupt-on-change for this pin is not set and GP3 will read as '0'. Interrupt-onchange is enabled by setting bit GPIE, INTCON<3>. Note that external oscillator use overrides the GPIO functions on GP4 and GP5.

# 5.2 TRIS Register

This register controls the data direction for GPIO. A '1' from a TRIS Register bit puts the corresponding output driver in a hi-impedance mode. A '0' puts the contents of the output data latch on the selected pins, enabling the output buffer. The exceptions are GP3, which is input only and its TRIS bit will always read as '1', while GP6 and GP7 TRIS bits will read as '0'.

Note:	A read of the ports reads the pins, not the						
	output data latches. That is, if an output						
	driver on a pin is enabled and driven high						
	but the external system is holding it low, a						
	read of the port will indicate that the pin is						
	low.						

Upon reset, the TRIS Register is all '1's, making all pins inputs.

TRIS for pins GP4 and GP5 is forced to a '1' where appropriate. Writes to TRIS <5:4> will have an effect in EXTRC and INTRC oscillator modes only. When GP4 is configured as CLKOUT, changes to TRIS<4> will have no effect.

# 5.3 I/O Interfacing

The equivalent circuit for an I/O port pin is shown in Figure 5-1 through Figure 5-5. All port pins, except GP3, which is input only, may be used for both input and output operations. For input operations, these ports are non-latching. Any input must be present until read by an input instruction (i.e., MOVF GPIO, W). The outputs are latched and remain unchanged until the output latch is rewritten. To use a port pin as output, the corresponding direction control bit in TRIS must be cleared (= 0). For use as an input, the corresponding TRIS bit must be set. Any I/O pin (except GP3) can be programmed individually as input or output.

Port pins GP6 (SDA) and GP7 (SCL) are used for the serial EEPROM interface on the PIC12CE673/674. These port pins are not available externally on the package. Users should avoid writing to pins GP6 (SDA) and GP7 (SCL) when not communicating with the serial EEPROM memory. Please see Section 6.0, EEPROM Peripheral Operation, for information on serial EEPROM communication.

Note: On a Power-on Reset, GP0, GP1, GP2 and GP4 are configured as analog inputs and read as '0'.



# FIGURE 5-5: BLOCK DIAGRAM OF GP5/OSC1/CLKIN PIN

# 7.0 TIMER0 MODULE

The Timer0 module timer/counter has the following features:

- 8-bit timer/counter
- Readable and writable
- 8-bit software programmable prescaler
- Internal or external clock select
- Interrupt on overflow from FFh to 00h
- · Edge select for external clock

Figure 7-1 is a simplified block diagram of the Timer0 module.

Timer mode is selected by clearing bit TOCS (OPTION<5>). In timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If the TMR0 register is written, the increment is inhibited for the following two instruction cycles (Figure 7-2 and Figure 7-3). The user can work around this by writing an adjusted value to the TMR0 register.

Counter mode is selected by setting bit TOCS (OPTION<5>). In counter mode, Timer0 will increment either on every rising or falling edge of pin RA4/TOCKI. The incrementing edge is determined by the bit TOSE

(OPTION<4>). Clearing bit T0SE selects the rising edge. Restrictions on the external clock input are discussed in detail in Section 7.2.

The prescaler is mutually exclusively shared between the Timer0 module and the Watchdog Timer. The prescaler assignment is controlled in software by control bit PSA (OPTION<3>). Clearing bit PSA will assign the prescaler to the Timer0 module. The prescaler is not readable or writable. When the prescaler is assigned to the Timer0 module, prescale values of 1:2, 1:4, ..., 1:256 are selectable. Section 7.3 details the operation of the prescaler.

# 7.1 <u>Timer0 Interrupt</u>

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h. This overflow sets bit T0IF (INTCON<2>). The interrupt can be masked by clearing bit T0IE (INTCON<5>). Bit T0IF must be cleared in software by the Timer0 module interrupt service routine before re-enabling this interrupt. The TMR0 interrupt cannot awaken the processor from SLEEP, since the timer is shut off during SLEEP. See Figure 7-4 for Timer0 interrupt timing.











### FIGURE 7-4: TIMER0 INTERRUPT TIMING



# 7.2 Using Timer0 with an External Clock

When an external clock input is used for Timer0, it must meet certain requirements. The requirements ensure the external clock can be synchronized with the internal phase clock (Tosc). Also, there is a delay in the actual incrementing of Timer0 after synchronization.

#### 7.2.1 EXTERNAL CLOCK SYNCHRONIZATION

When no prescaler is used, the external clock input is used as the clock source. The synchronization of TOCKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks (Figure 7-5). Therefore, it is necessary for TOCKI to be high for at least 2Tosc (and a small RC delay of 20 ns) and low for at least 2Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device.

When a prescaler is used, the external clock input is divided by the asynchronous ripple-counter type pres-

caler, so that the prescaler output is symmetrical. For the external clock to meet the sampling requirement, the ripple-counter must be taken into account. Therefore, it is necessary for T0CKI to have a period of at least 4Tosc (and a small RC delay of 40 ns) divided by the prescaler value. The only requirement on T0CKI high and low time is that they do not violate the minimum pulse width requirement of 10 ns. Refer to parameters 40, 41 and 42 in the electrical specification of the desired device.

### 7.2.2 TMR0 INCREMENT DELAY

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the Timer0 module is actually incremented. Figure 7-5 shows the delay from the external clock edge to the timer incrementing.



#### FIGURE 7-5: TIMER0 TIMING WITH EXTERNAL CLOCK

# 8.0 ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The Analog-To-Digital (A/D) converter module has four analog inputs.

The A/D allows conversion of an analog input signal to a corresponding 8-bit digital number (refer to Application Note AN546 for use of A/D Converter). The output of the sample and hold is the input into the converter, which generates the result via successive approximation. The analog reference voltage is software selectable to either the device's positive supply voltage (VDD) or the voltage level on the GP1/AN1/VREF pin. The A/D converter has a unique feature of being able to operate while the device is in SLEEP mode.

The A/D module has three registers. These registers are:

- A/D Result Register (ADRES)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)

The ADCON0 Register, shown in Figure 8-1, controls the operation of the A/D module. The ADCON1 Register, shown in Figure 8-2, configures the functions of the port pins. The port pins can be configured as analog inputs (GP1 can also be a voltage reference) or as digital I/O.

- Note 1: If the port pins are configured as analog inputs (reset condition), reading the port (MOVF GPIO,W) results in reading '0's.
  - 2: Changing ADCON1 Register can cause the GPIF and INTF flags to be set in the INTCON Register. These interrupts should be disabled prior to modifying ADCON1.

#### R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 ADCS1 ADCS0 CHS1 CHS0 GO/DONE ADON R = Readable bit reserved reserved W = Writable bit bit0 bit7 U = Unimplemented bit, read as '0' n = Value at POR reset bit 7-6: ADCS<1:0>: A/D Conversion Clock Select bits 00 = Fosc/201 = Fosc/810 = Fosc/3211 = FRC (clock derived from an RC oscillation) Reserved bit 5: bit 4-3: CHS<1:0>: Analog Channel Select bits 00 = channel 0, (GP0/AN0) 01 = channel 1, (GP1/AN1) 10 = channel 2, (GP2/AN2) 11 = channel 3, (GP4/AN3) GO/DONE: A/D Conversion Status bit bit 2: If ADON = 11 = A/D conversion in progress (setting this bit starts the A/D conversion) 0 = A/D conversion not in progress (this bit is automatically cleared by hardware when the A/D conversion is complete) bit 1: Reserved bit 0: ADON: A/D on bit 1 = A/D converter module is operating 0 = A/D converter module is shut off and consumes no operating current

# REGISTER 8-1: ADCON0 REGISTER (ADDRESS 1Fh)

The ADRES Register contains the result of the A/D conversion. When the A/D conversion is complete, the result is loaded into the ADRES register, the GO/DONE bit (ADCON0<2>) is cleared, and A/D interrupt flag bit ADIF (PIE1<6>) is set. The block diagrams of the A/D module are shown in Figure 8-1.

After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as an input. To determine sample time, see Section 8.1. After this acquisition time has elapsed, the A/D conversion can be started. The following steps should be followed for doing an A/D conversion:

- 1. Configure the A/D module:
  - Configure analog pins / voltage reference / and digital I/O (ADCON1 and TRIS)
  - Select A/D input channel (ADCON0)
  - Select A/D conversion clock (ADCON0)
  - Turn on A/D module (ADCON0)

- 2. Configure A/D interrupt (if desired):
  - Clear ADIF bit
  - Set ADIE bit
  - Set GIE bit
- 3. Wait the required acquisition time.
- 4. Start conversion:
  - Set GO/DONE bit (ADCON0)
- 5. Wait for A/D conversion to complete, by either:Polling for the GO/DONE bit to be cleared
  - OR
  - Waiting for the A/D interrupt
- 6. Read A/D Result Register (ADRES), clear bit ADIF if required.
- 7. For the next conversion, go to step 1, step 2 or step 3 as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2TAD is required before next acquisition starts.



# FIGURE 8-1: A/D BLOCK DIAGRAM

#### 9.2.3 EXTERNAL CRYSTAL OSCILLATOR CIRCUIT

Either a pre-packaged oscillator or a simple oscillator circuit with TTL gates can be used as an external crystal oscillator circuit. Pre-packaged oscillators provide a wide operating range and better stability. A well-designed crystal oscillator will provide good performance with TTL gates. Two types of crystal oscillator circuits can be used; one with parallel resonance or one with series resonance.

Figure 9-3 shows implementation of a parallel resonant oscillator circuit. The circuit is designed to use the fundamental frequency of the crystal. The 74AS04 inverter performs the 180-degree phase shift that a parallel oscillator requires. The 4.7 k $\Omega$  resistor provides the negative feedback for stability. The 10 k $\Omega$  potentiometers bias the 74AS04 in the linear region. This circuit could be used for external oscillator designs.

#### FIGURE 9-3: EXTERNAL PARALLEL RESONANT CRYSTAL OSCILLATOR CIRCUIT



Figure 9-4 shows a series resonant oscillator circuit. This circuit is also designed to use the fundamental frequency of the crystal. The inverter performs a 180-degree phase shift in a series resonant oscillator circuit. The 330  $\Omega$  resistors provide the negative feedback to bias the inverters in their linear region.

### FIGURE 9-4: EXTERNAL SERIES RESONANT CRYSTAL OSCILLATOR CIRCUIT



# 9.2.4 EXTERNAL RC OSCILLATOR

For timing insensitive applications, the RC device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values, and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low CEXT values. The user also needs to take into account variation due to tolerance of external R and C components used.

Figure 9-5 shows how the R/C combination is connected to the PIC12C67X. For REXT values below 2.2 k $\Omega$ , the oscillator operation may become unstable or stop completely. For very high REXT values (i.e., 1 M $\Omega$ ), the oscillator becomes sensitive to noise, humidity and leakage. Thus, we recommend keeping REXT between 3 k $\Omega$  and 100 k $\Omega$ .

Although the oscillator will operate with no external capacitor (CEXT = 0 pF), we recommend using values above 20 pF for noise and stability reasons. With no or small external capacitance, the oscillation frequency can vary dramatically due to changes in external capacitances, such as PCB trace capacitance or package lead frame capacitance.

The variation is larger for larger R (since leakage current variation will affect RC frequency more for large R) and for smaller C (since variation of input capacitance will affect RC frequency more).

### FIGURE 9-5: EXTERNAL RC OSCILLATOR MODE





### FIGURE 9-8: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2



# FIGURE 9-9: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD)



# **10.0 INSTRUCTION SET SUMMARY**

Each PIC12C67X instruction is a 14-bit word divided into an OPCODE which specifies the instruction type and one or more operands which further specify the operation of the instruction. The PIC12C67X instruction set summary in Table 10-2 lists **byte-oriented**, **bitoriented**, and **literal and control** operations. Table 10-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight or eleven bit constant or literal value.

# TABLE 10-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1) The assembler will generate code with $x = 0$ . It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1
label	Label name
TOS	Top of Stack
PC	Program Counter
PCLATH	Program Counter High Latch
GIE	Global Interrupt Enable bit
WDT	Watchdog Timer/Counter
TO	Time-out bit
PD	Power-down bit
dest	Destination either the W register or the specified register file location
[]	Options
()	Contents
$\rightarrow$	Assigned to
<>	Register bit field
∈	In the set of
italics	User defined term (font is courier)

The instruction set is highly orthogonal and is grouped into three basic categories:

- Byte-oriented operations
- Bit-oriented operations
- Literal and control operations

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles with the second cycle executed as a NOP. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1  $\mu$ s. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2  $\mu$ s.

Table 10-2 lists the instructions recognized by the MPASM assembler.

Figure 10-1 shows the three general formats that the instructions can have.

**Note:** To maintain upward compatibility with future PIC12C67X products, <u>do not use</u> the OPTION and TRIS instructions.

All examples use the following format to represent a hexadecimal number:

0xhh

where h signifies a hexadecimal digit.

#### FIGURE 10-1: GENERAL FORMAT FOR INSTRUCTIONS

Byte-oriented file register operations					
13	. 8	7	6		0
OPCODE	-	d		f (FILE #)	
d = 0 for des d = 1 for des f = 7-bit file	tinati tinati regis	on W on f ter ad	dres	s	
Bit-oriented file re	egiste	er ope	ratio	ns	
13	10	9	7	6	0
OPCODE		b (Bl	T #)	f (FILE #)	
b = 3-bit bit a f = 7-bit file Literal and contro	addre regis <b>ol</b> op	ess ter ad eratio	ldres ns	S	
General	•				
13		8	7		0
OPCODE				k (literal)	
k = 8-bit imr	nedia	ate va	lue		
CALL and GOTO in	struc	tions	only		
<u>13</u> 11	10				0
OPCODE			k (	(literal)	
k = 11-bit immediate value					

### 10.1 <u>Special Function Registers as</u> <u>Source/Destination</u>

The PIC12C67X's orthogonal instruction set allows read and write of all file registers, including special function registers. There are some special situations the user should be aware of:

#### 10.1.1 STATUS AS DESTINATION

If an instruction writes to STATUS, the Z, C and DC bits may be set or cleared as a result of the instruction and overwrite the original data bits written. For example, executing CLRF STATUS will clear register STATUS, and then set the Z bit leaving 0000 0100b in the register.

#### 10.1.2 TRIS AS DESTINATION

Bit 3 of the TRIS register always reads as a '1' since GP3 is an input only pin. This fact can affect some read-modify-write operations on the TRIS register.

### 10.1.3 PCL AS SOURCE OR DESTINATION

Read, write or read-modify-write on PCL may have the following results:

Read PC:	$PCL \rightarrow dest$
Write PCL:	PCLATH $\rightarrow$ PCH; 8-bit destination value $\rightarrow$ PCL
Read-Modify-Write:	PCL $\rightarrow$ ALU operand PCLATH $\rightarrow$ PCH; 8-bit result $\rightarrow$ PCL

Where PCH = program counter high byte (not an addressable register), PCLATH = Program counter high holding latch, dest = destination, WREG or f.

#### 10.1.4 BIT MANIPULATION

All bit manipulation instructions are done by first reading the entire register, operating on the selected bit and writing the result back (read-modify-write). The user should keep this in mind when operating on special function registers, such as ports.

NOP	No Operation						
Syntax:	[ label ]	NOP					
Operands:	None						
Operation:	No operation						
Status Affected:	None						
Encoding:	0 0	0000	0xx0	0000			
Description:	No opera	tion.					
Words:	1						
Cycles:	1						
Example	NOP						

RETFIE	Return from Interrupt					
Syntax:	[ label ]	[label] RETFIE				
Operands:	None					
Operation:	$\begin{array}{l} TOS \rightarrow F \\ 1 \rightarrow GIE \end{array}$	PC,				
Status Affected:	None					
Encoding:	0 0	0000	0000	1001		
Description:	Return fr POPed a loaded in enabled b rupt Enab (INTCON instructio	om Intern nd Top o the PC. by setting ble bit, G l<7>). Th n.	rupt. Stac f Stack (T Interrupts g Global I IE iis is a two	k is OS) is s are nter- o cycle		
Words:	1					
Cycles:	2					
Example	RETFIE					
	After Inte	rrupt PC = GIE =	TOS 1			

OPTION	Load Op	tion Reg	gister				
Syntax:	[label] OPTION						
Operands:	None						
Operation:	$(W) \rightarrow OPTION$						
Status Affected:	None						
Encoding:	0 0	0000	0110	0010			
Description:	Ine contents of the W register are loaded in the OPTION register. This instruction is supported for code compatibility with PIC16C5X products. Since OPTION is a read- able/writable register, the user can directly address it.						
Words:	1						
Cycles:	1						
Example							
	To maint with futu do not us	ain upwa re PIC120 se this in	rd compa C67X proo struction.	tibility lucts,			

RETLW	Return with Literal in W						
Syntax:	[ <i>label</i> ] RETLW k						
Operands:	$0 \leq k \leq 255$						
Operation:	$k \rightarrow (W);$ TOS $\rightarrow$ PC						
Status Affected:	None						
Encoding:	11 01xx kkkk kkkk						
Description:	The W register is loaded with the eight bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two cycle instruction.						
Words:	1						
Cycles:	2						
Example	CALL TABLE;W contains table						
TABLE	;offset value • ;W now has table value •						
	ADDWF PC ;W = offset RETLW k1 ;Begin table RETLW k2 ;						
	• RETLW kn ;End of table						
	Before Instruction W = 0x07						
	After Instruction W = value of k8						





- Note 1: The shaded region indicates the permissible combinations of voltage and frequency.
  - **2:** The maximum rated speed of the part limits the permissible combinations of voltage and frequency. Please reference the Product Identification System section for the maximum rated speed of the parts.

FIGURE 12-2: PIC12C67X VOLTAGE-FREQUENCY GRAPH,  $0^{\circ}C \le TA \le +70^{\circ}C$ 



**2:** The maximum rated speed of the part limits the permissible combinations of voltage and frequency. Please reference the Product Identification System section for the maximum rated speed of the parts.

	Standard Operating Conditions (unless otherwise specified)						
		Operating temperature $0^{\circ}C \le TA \le +70^{\circ}C$ (commercial)					
DC CHA	<b>CHARACTERISTICS</b> $-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial)					(industrial)	
		Operatin	g voltage VDD ra	inge as	describe	ed in DC	spec Section 12.1 and
		Section	12.2.				
Param	Characteristic	Sym	Min	Typ†	Max	Units	Conditions
No.							
	Output High Voltage						
D090	I/O ports (Note 3)	Vон	VDD - 0.7	-	—	V	IOH = -3.0 mA, VDD = 4.5V, −40°C to +85°C
D090A			VDD - 0.7	-	—	V	IOH = -2.5 mA, VDD = 4.5V, -40°C to +125°C
D092	OSC2/CLKOUT		VDD - 0.7	-	—	V	IOH = TBD, VDD = 4.5V, −40°С to +85°С
D092A			Vdd - 0.7	-	—	V	IOH = TBD, VDD = 4.5V, -40°C to +125°C
	Capacitive Loading Specs on						
	Output Pins						
D100	OSC2 pin	Cosc2	—	_	15	pF	In XT and LP modes when external clock is used to drive OSC1.
D101	All I/O pins	Сю	_	—	50	pF	
+	Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not						

tested.

Note 1: In EXTRC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC12C67X be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

**3:** Negative current is defined as coming out of the pin.

4: Does not include GP3. For GP3 see parameters D061 and D061A.

5: This spec. applies to GP3/MCLR configured as external MCLR and GP3/MCLR configured as input with internal pull-up enabled.

6: This spec. applies when GP3/MCLR is configured as an input with pull-up disabled. The leakage current of the MCLR circuit is higher than the standard I/O logic.

# 12.5 <u>Timing Parameter Symbology</u>

The timing parameter symbols have been created following one of the following formats:

1. TppS2pp	S	3. Tcc:st	(I <sup>2</sup> C specifications only)
2. TppS		4. Ts	(I <sup>2</sup> C specifications only)
Т			
F	Frequency	Т	Time
Lowercas	e letters (pp) and their meanings:		
рр			
сс	CCP1	OSC	OSC1
ck	CLKOUT	rd	RD
CS	CS	rw	RD or WR
di	SDI	SC	SCK
do	SDO	SS	SS
dt	Data in	tO	ТОСКІ
io	I/O port	t1	T1CKI
mc	MCLR	wr	WR
Uppercas	e letters and their meanings:		
S			
F	Fall	Р	Period
Н	High	R	Rise
I	Invalid (Hi-impedance)	V	Valid
L	Low	Z	Hi-impedance
I <sup>2</sup> C only			
AA	output access	High	High
BUF	Bus free	Low	Low
Tcc:st (l <sup>2</sup>	C specifications only)		
CC			
HD	Hold	SU	Setup
ST			
DAT	DATA input hold	STO	STOP condition
STA	START condition		

### FIGURE 12-4: LOAD CONDITIONS



NOTES:

# INDEX

#### **A** A/D

A/D	
Accuracy/Error	51
ADCON0 Register	45
ADIF bit	47
Analog Input Model Block Diagram	
Analog-to-Digital Converter	45
Configuring Analog Port Pins	49
Configuring the Interrupt	47
Configuring the Module	47
Connection Considerations	51
Conversion Clock	49
Conversions	50
Converter Characteristics	105
Delays	
Effects of a Reset	51
Equations	
Flowchart of A/D Operation	52
GO/DONE bit	47
Internal Sampling Switch (Rss) Impedence	
Operation During Sleep	51
Sampling Requirements	
Sampling Time	
Source Impedence	
Time Delays	48
Transfer Function	51
Absolute Maximum Ratings	
ADDLW Instruction	72
ADDWF Instruction	72
ADIE bit	18
ADIF bit	19
ADRES Register 1	3, 45, 47
ALU	7
ANDLW Instruction	72
ANDWF Instruction	72
Application Notes	
AN546	
AN556	22
Architecture	_
Harvard	7
Overview	7
von Neumann	
Assembler	
MPASM Assembler	83
В	
BCF Instruction	73
Bit Manipulation	70
Block Diagrams	
Analog Input Model	
On-Chip Reset Circuit	
Timer0	
Timer0/WDT Prescaler	
Watchdog Timer	65
BSF Instruction	73
BTFSC Instruction	73
BTFSS Instruction	74

# С

C bit 1	5
CAL0 bit 2	21
CAL1 bit 2	21
CAL2 bit	21
CAL3 bit	21
CALFST bit 2	21
CALL Instruction	74
CALSLW bit	21
Carry bit	7
Clocking Scheme	10
CI BE Instruction 7	74
CI BW Instruction	74
CL BWDT Instruction 7	75
Code Examples	Ũ
Changing Prescaler (Timer() to WDT)	13
Changing Prescaler (WDT to Timer0)	13
Indirect Addressing	22
Code Protection 53 6	37
COME Instruction	)/ 75
	0
Configuration Bits	:2
	50
D	
DC and AC Characteristics 10	)9
DC bit 1	5
DC Characteristics	
PIC12C671/672, PIC12CE673/674	92
PIC12LC671/672, PIC12LCE673/674	94
DECF Instruction	75
DECFSZ Instruction	75
Development Support	33
Digit Carry bit	7
Direct Addressing	23
	_
EEPROM Peripheral Operation	33
Electrical Characteristics - PIC12C67X 8	39
Errata	2
External Brown-out Protection Circuit	51
External Power-on Reset Circuit	51
F	
Family of Devices	4
Features	1
FSR Register 13. 14. 2	23
C.	-
	_
General Description	3
	52
	6
	94 - 0
GPIO	»9
GPIO Register 1	13
GPPU bit 1	6

NOTES:

# PIC16XXXXX FAMILY

# READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

TO: RE:	Technical Publications Manager Reader Response	Total Pages Sent		
Fror	m: Name			
	Company			
	Address			
	City / State / ZIP / Country			
	Telephone: ()	FAX: ()		
Арр	lication (optional):			
Wou	uld you like a reply? Y N			
Dev	vice: PIC16xxxxxx family	Literature Number: DS30561C		
Questions:				
1.	1. What are the best features of this document?			
2.	2. How does this document meet your hardware and software development needs?			
3.	3. Do you find the organization of this document easy to follow? If not, why?			
4.	What additions to the document do you think would enhance the structure and subject?			
_				
5.	. What deletions from the document could be made without affecting the overall usefulness?			
6.	Is there any incorrect or misleading information (what and where)?			
7.	How would you improve this document?			