



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	10MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	5
Program Memory Size	1.75KB (1K x 14)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 4x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	8-SOIC (0.209", 5.30mm Width)
Supplier Device Package	8-SOIJ
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic12c671-10i-sm

NOTES:

4.0 MEMORY ORGANIZATION


4.1 Program Memory Organization

The PIC12C67X has a 13-bit program counter capable of addressing an 8K x 14 program memory space.

For the PIC12C671 and the PIC12CE673, the first 1K x 14 (0000h-03FFh) is implemented.

For the PIC12C672 and the PIC12CE674, the first $2K \times 14$ (0000h-07FFh) is implemented. Accessing a location above the physically implemented address will cause a wraparound. The reset vector is at 0000h and the interrupt vector is at 0004h.

FIGURE 4-1: PIC12C67X PROGRAM
MEMORY MAP AND STACK



4.2 <u>Data Memory Organization</u>

The data memory is partitioned into two banks, which contain the General Purpose Registers and the Special Function Registers. Bit RP0 is the bank select bit.

RP0 (STATUS<5>) = $1 \rightarrow Bank 1$

RP0 (STATUS<5>) = $0 \rightarrow Bank 0$

Each Bank extends up to 7Fh (128 bytes). The lower locations of each Bank are reserved for the Special Function Registers. Above the Special Function Registers are General Purpose Registers implemented as static RAM. Both Bank 0 and Bank 1 contain Special Function Registers. Some "high use" Special Function Registers from Bank 0 are mirrored in Bank 1 for code reduction and quicker access.

Also note that F0h through FFh on the PIC12C67X is mapped into Bank 0 registers 70h-7Fh as common RAM.

4.2.1 GENERAL PURPOSE REGISTER FILE

The register file can be accessed either directly or indirectly through the File Select Register FSR (Section 4.5).

FIGURE 4-2: PIC12C67X REGISTER FILE MAP

	IVIZAI			
File Address	;		File Address	
00h	INDF ⁽¹⁾	INDF ⁽¹⁾	80h	
01h	TMR0	OPTION	81h	
02h	PCL	PCL	82h	
03h	STATUS	STATUS	83h	
04h	FSR	FSR	84h	
05h	GPIO	TRIS	85h	
06h	GI 10	11110	86h	
07h			87h	
08h			88h	
09h			89h	
0911 0Ah	PCLATH	PCLATH	8Ah	
0An 0Bh	INTCON	INTCON	8Bh	
0Ch	PIR1	PIE1	8Ch	
0Dh	FINI	FIET	8Dh	
l		DCON		
0Eh 0Fh		PCON	8Eh	
· -		OSCCAL	8Fh	
10h			90h	
11h			91h	
12h			92h	
13h			93h	
14h			94h	
15h			95h	
16h			96h	
17h			97h	
18h			98h	
19h			99h	
1Ah			9Ah	
1Bh			9Bh	
1Ch			9Ch	
1Dh			9Dh	
1Eh	ADRES		9Eh	
1Fh	ADCON0	ADCON1	9Fh	
20h		General Purpose Register	A0h	
	General	ricgister	BFh	
	Purpose		C0h	
	Register			
			EFh	
70h		Mapped	F0h	
		in Bank 0		
7Fh [[]	Bank 0	Bank 1	J FFh │	
	Danie	Danii i		
	Jnimplemented da	ta memory locatio	ns, read	
_	as '0'. Not a physical regis	ster.		
Nota physical regions.				

4.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and Peripheral Modules for controlling the desired operation of the device. These registers are implemented as static RAM.

The Special Function Registers can be classified into two sets (core and peripheral). Those registers associated with the "core" functions are described in this section, and those related to the operation of the peripheral features are described in the section of that peripheral feature.

TABLE 4-1: PIC12C67X SPECIAL FUNCTION REGISTER SUMMARY (CONT.)

								`	,		
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other Resets ⁽³⁾
Bank 1											
80h ⁽¹⁾	INDF	Addressing	ddressing this location uses contents of FSR to address data memory (not a physical register)							0000 0000	0000 0000
81h	OPTION	GPPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
82h ⁽¹⁾	PCL	Program Co	ounter's (PC)	Least Signi	ficant Byte					0000 0000	0000 0000
83h ⁽¹⁾	STATUS	IRP ⁽⁴⁾	RP1 ⁽⁴⁾	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
84h ⁽¹⁾	FSR	Indirect data	a memory ac	dress point	er					xxxx xxxx	uuuu uuuu
85h	TRIS	_	_	GPIO Data	Direction Re	gister				11 1111	11 1111
86h	_	Unimpleme	nted							_	_
87h	_	Unimpleme	nted							_	_
88h	_	Unimpleme	nted							_	_
89h	_	Unimpleme	nted							_	_
8Ah ^(1,2)	PCLATH	_	_	_	Write Buffer	r for the uppe	er 5 bits of th	e PC		0 0000	0 0000
8Bh ⁽¹⁾	INTCON	GIE	PEIE	TOIE	INTE	GPIE	TOIF	INTF	GPIF	0000 000x	0000 000u
8Ch	PIE1	_	ADIE	_	_	_	_	_	_	-0	-0
8Dh	_	Unimpleme	nted							_	_
8Eh	PCON	_	_	_	_	_	_	POR	_	0-	u-
8Fh	OSCCAL	CAL3	CAL2	CAL1	CAL0	CALFST	CALSLW	_	_	0111 00	uuuu uu
90h	_	Unimpleme	nted							_	_
91h	_	Unimpleme	nted							_	_
92h	_	Unimpleme	nted							_	_
93h	_	Unimpleme	nted							_	_
94h	_	Unimpleme	nted							_	_
95h	_	Unimpleme	nted							_	_
96h	_	Unimpleme	nted							_	_
97h	_	Unimpleme	nted							_	_
98h	_	Unimpleme	nted							_	_
99h	_	Unimpleme	nted							_	_
9Ah	_	Unimpleme	nted							_	_
9Bh	_	Unimpleme	nted							_	_
9Ch	_	Unimpleme	nted							_	_
9Dh	_	Unimpleme	nted							_	_
9Eh	_	Unimpleme	ntea								_

Legend: x = unknown, u = unchanged, q = value depends on condition, -= unimplemented read as '0'. Shaded locations are unimplemented, read as '0'.

- Note 1: These registers can be addressed from either bank.
 - 2: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.
 - 3: Other (non power-up) resets include external reset through MCLR and Watchdog Timer Reset.
 - 4: The IRP and RP1 bits are reserved on the PIC12C67X; always maintain these bits clear.
 - 5: The SCL (GP7) and SDA (GP6) bits are unimplemented on the PIC12C671/672 and read as '0'.

4.2.2.2 OPTION REGISTER

The OPTION Register is a readable and writable register, which contains various control bits to configure the TMR0/WDT prescaler, the External INT Interrupt, TMR0 and the weak pull-ups on GPIO.

Note: To achieve a 1:1 prescaler assignment for the TMR0 register, assign the prescaler to the Watchdog Timer by setting bit PSA (OPTION<3>).

REGISTER 4-2: OPTION REGISTER (ADDRESS 81h)

	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	GPPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0
b	it7							bit0

R = Readable bit W = Writable bit

U = Unimplemented bit, read as '0'- n = Value at POR reset

bit 7: GPPU: Weak Pull-up Enable

1 = Weak pull-ups disabled

0 = Weak pull-ups enabled (GP0, GP1, GP3)

bit 6: INTEDG: Interrupt Edge

1 = Interrupt on rising edge of GP2/T0CKI/AN2/INT pin 0 = Interrupt on falling edge of GP2/T0CKI/AN2/INT pin

bit 5: TOCS: TMR0 Clock Source Select bit

1 = Transition on GP2/T0CKI/AN2/INT pin

0 = Internal instruction cycle clock (CLKOUT)

bit 4: T0SE: TMR0 Source Edge Select bit

1 = Increment on high-to-low transition on GP2/T0CKI/AN2/INT pin

0 = Increment on low-to-high transition on GP2/T0CKI/AN2/INT pin

bit 3: **PSA:** Prescaler Assignment bit


1 = Prescaler is assigned to the WDT

0 = Prescaler is assigned to the Timer0 module

bit 2-0: PS<2:0>: Prescaler Rate Select bits

Bit Value	TMR0 Rate	WDT Rate
000	1:2	1:1
001	1:4	1:2
010	1:8	1:4
011	1:16	1:8
100	1:32	1:16
101	1:64	1:32
110	1:128	1:64
111	1 : 256	1 : 128

FIGURE 5-3: BLOCK DIAGRAM OF GP3/MCLR/VPP PIN



6.0 EEPROM PERIPHERAL OPERATION

The PIC12CE673 and PIC12CE674 each have 16 bytes of EEPROM data memory. The EEPROM memory has an endurance of 1,000,000 erase/write cycles and a data retention of greater than 40 years. The EEPROM data memory supports a bi-directional 2-wire bus and data transmission protocol. These two-wires are serial data (SDA) and serial clock (SCL), that are mapped to bit6 and bit7, respectively, of the GPIO register (SFR 06h). Unlike the GP0-GP5 that are connected to the I/O pins, SDA and SCL are only connected to the internal EEPROM peripheral. For most applications, all that is required is calls to the following functions:

```
; Byte Write: Byte write routine
       Inputs: EEPROM Address EEADDR
             EEPROM Data
                                EEDATA
;
       Outputs: Return 01 in W if OK, else
;
                  return 00 in W
; Read Current: Read EEPROM at address
currently held by EE device.
       Inputs: NONE
                 EEPROM Data EEDATA
       Outputs:
;
                  Return 01 in W if OK, else
                  return 00 in W
; Read Random: Read EEPROM byte at supplied
address
       Inputs: EEPROM Address
                                 EEADDR
;
       Outputs: EEPROM Data
                               EEDATA
;
                  Return 01 in W if OK,
                  else return 00 in W
```

The code for these functions is available on our web site (www.microchip.com). The code will be accessed by either including the source code FL67XINC.ASM or by linking FLASH67X.ASM. FLASH67X.INC provides external definition to the calling program.

6.0.1 SERIAL DATA

SDA is a bi-directional pin used to transfer addresses and data into and data out of the device.

For normal data transfer, SDA is allowed to change only during SCL low. Changes during SCL high are reserved for indicating the START and STOP conditions.

6.0.2 SERIAL CLOCK

This SCL signal is used to synchronize the data transfer from and to the EEPROM.

6.1 Bus Characteristics

The following **bus protocol** is to be used with the EEPROM data memory. In this section, the term "processor" is used to denote the portion of the PIC12C67X that interfaces to the EEPROM via software.

 Data transfer may be initiated only when the bus is not busy.

During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH will be interpreted as a START or STOP condition.

Accordingly, the following bus conditions have been defined (Figure 6-3).

6.1.1 BUS NOT BUSY (A)

Both data and clock lines remain HIGH.

6.1.2 START DATA TRANSFER (B)

A HIGH to LOW transition of the SDA line while the clock (SCL) is HIGH determines a START condition. All commands must be preceded by a START condition.

6.1.3 STOP DATA TRANSFER (C)

A LOW to HIGH transition of the SDA line while the clock (SCL) is HIGH determines a STOP condition. All operations must be ended with a STOP condition.

6.1.4 DATA VALID (D)

The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal.

The data on the line must be changed during the LOW period of the clock signal. There is one bit of data per clock pulse.

Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of the data bytes transferred between the START and STOP conditions is determined by the available data EEPROM space.


7.3 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module, or as a postscaler for the Watchdog Timer, respectively (Figure 7-6). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet. Note that there is only one prescaler available which is mutually exclusively shared between the Timer0 module and the Watchdog Timer. Thus, a prescaler assignment for the Timer0 module means that there is no prescaler for the Watchdog Timer, and vice-versa.

The PSA and PS<2:0> bits (OPTION<3:0>) determine the prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (i.e., CLRF 1, MOVWF 1, BSF 1, x...., etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the Watchdog Timer. The prescaler is not readable or writable.

FIGURE 7-6: BLOCK DIAGRAM OF THE TIMERO/WDT PRESCALER




The ADRES Register contains the result of the A/D conversion. When the A/D conversion is complete, the result is loaded into the ADRES register, the GO/DONE bit (ADCON0<2>) is cleared, and A/D interrupt flag bit ADIF (PIE1<6>) is set. The block diagrams of the A/D module are shown in Figure 8-1.

After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as an input. To determine sample time, see Section 8.1. After this acquisition time has elapsed, the A/D conversion can be started. The following steps should be followed for doing an A/D conversion:

- 1. Configure the A/D module:
 - Configure analog pins / voltage reference / and digital I/O (ADCON1 and TRIS)
 - Select A/D input channel (ADCON0)
 - Select A/D conversion clock (ADCON0)
 - Turn on A/D module (ADCON0)

- 2. Configure A/D interrupt (if desired):
 - · Clear ADIF bit
 - Set ADIE bit
 - · Set GIE bit
- 3. Wait the required acquisition time.
- 4. Start conversion:
 - Set GO/DONE bit (ADCON0)
- 5. Wait for A/D conversion to complete, by either:
 - Polling for the GO/DONE bit to be cleared OR
 - · Waiting for the A/D interrupt
- Read A/D Result Register (ADRES), clear bit ADIF if required.
- For the next conversion, go to step 1, step 2 or step 3 as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2TAD is required before next acquisition starts.

FIGURE 8-1: A/D BLOCK DIAGRAM



9.4 Power-on Reset (POR), Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)

9.4.1 POWER-ON RESET (POR)

The on-chip POR circuit holds the chip in reset until VDD has reached a high enough level for proper operation. To take advantage of the POR, just tie the MCLR pin through a resistor to VDD. This will eliminate external RC components usually needed to create a Poweron Reset. A maximum rise time for VDD is specified. See Electrical Specifications for details.

When the device starts normal operation (exits the reset condition), device operating parameters (voltage, frequency, temperature, ...) must be met to ensure operation. If these conditions are not met, the device must be held in reset until the operating conditions are met.

For additional information, refer to Application Note AN607, "Power-up Trouble Shooting."

9.4.2 POWER-UP TIMER (PWRT)

The Power-up Timer provides a fixed 72 ms nominal time-out on power-up only, from the POR. The Power-up Timer operates on an internal RC oscillator. The chip is kept in reset as long as the PWRT is active. The PWRT's time delay allows VDD to rise to an acceptable level. A configuration bit is provided to enable/disable the PWRT.

The power-up time delay will vary from chip to chip due to VDD, temperature and process variation. See Table 11-4.

9.4.3 OSCILLATOR START-UP TIMER (OST)

The Oscillator Start-up Timer (OST) provides 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over. This ensures that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP and HS modes and only on Power-on Reset or wake-up from SLEEP.

9.4.4 TIME-OUT SEQUENCE

On power-up, the Time-out Sequence is as follows: first, PWRT time-out is invoked after the POR time delay has expired; then, OST is activated. The total time-out will vary, based on oscillator configuration and the status of the PWRT. For example, in RC mode with the PWRT disabled, there will be no time-out at all. Figure 9-7, Figure 9-8, and Figure 9-9 depict time-out sequences on power-up.

Since the time-outs occur from the POR pulse, if MCLR is kept low long enough, the time-outs will expire. Then bringing MCLR high will begin execution immediately (Figure 9-9). This is useful for testing purposes or to synchronize more than one PIC12C67X device operating in parallel.

9.4.5 POWER CONTROL (PCON)/STATUS REGISTER

The Power Control/Status Register, PCON (address 8Eh), has one bit. See Register 4-6 for register.

Bit1 is POR (Power-on Reset). It is cleared on a Power-on Reset and is unaffected otherwise. The user sets this bit following a Power-on Reset. On subsequent resets, if POR is '0', it will indicate that a Power-on Reset must have occurred.

TABLE 9-4: TIME-OUT IN VARIOUS SITUATIONS

TABLE O II. TIME OUT III VALUOUS CITOATIONS							
Oscillator Configuration	Power	Wake-up from SLEEP					
	PWRTE = 0	PWRTE = 1					
XT, HS, LP	72 ms + 1024Tosc	1024Tosc	1024Tosc				
INTRC, EXTRC	72 ms	_	_				

TABLE 9-5: STATUS/PCON BITS AND THEIR SIGNIFICANCE

POR	TO	PD	
0	1	1	Power-on Reset
0	0	x	Illegal, TO is set on POR
0	х	0	Illegal, PD is set on POR
1	0	u	WDT Reset
1	0	0	WDT Wake-up
1	u	u	MCLR Reset during normal operation
1	1	0	MCLR Reset during SLEEP or interrupt wake-up from SLEEP

Legend: u = unchanged, x = unknown.

9.5 Interrupts

There are four sources of interrupt:

Interrupt Sources
TMR0 Overflow Interrupt
External Interrupt GP2/INT pin
GPIO Port Change Interrupts (pins GP0, GP1, GP3)
A/D Interrupt

The Interrupt Control Register (INTCON) records individual interrupt requests in flag bits. It also has individual and global interrupt enable bits.

Note: Individual interrupt flag bits are set, regardless of the status of their corresponding mask bit or the GIE bit.

A global interrupt enable bit, GIE (INTCON<7>), enables (if set) all un-masked interrupts or disables (if cleared) all interrupts. When bit GIE is enabled and an interrupt's flag bit and mask bit are set, the interrupt will vector immediately. Individual interrupts can be disabled through their corresponding enable bits in various registers. Individual interrupt flag bits are set, regardless of the status of their corresponding mask bit or the GIE bit. The GIE bit is cleared on reset.

The "return-from-interrupt" instruction, RETFIE, exits the interrupt routine, as well as sets the GIE bit, which re-enables interrupts.

The GP2/INT, GPIO port change interrupt and the TMR0 overflow interrupt flags are contained in the INTCON register.

The peripheral interrupt flag ADIF, is contained in the Special Function Register PIR1. The corresponding interrupt enable bit is contained in Special Function Register PIE1, and the peripheral interrupt enable bit is contained in Special Function Register INTCON.

When an interrupt is responded to, the GIE bit is cleared to disable any further interrupt, the return address is pushed onto the stack and the PC is loaded with 0004h. Once in the interrupt service routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid repeated interrupts.

For external interrupt events, such as GPIO change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends on when the interrupt event occurs (Figure 9-14). The latency is the same for one or two cycle instructions. Individual interrupt flag bits are set, regardless of the status of their corresponding mask bit or the GIE bit.

FIGURE 9-13: INTERRUPT LOGIC





FIGURE 9-14: INT PIN INTERRUPT TIMING



RETURN	Return from Subroutine				
Syntax:	[label]	RETUR	N		
Operands:	None				
Operation:	$TOS \rightarrow PC$				
Status Affected:	None				
Encoding:	0 0	0000	0000	1000	
Description:	Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a two cycle instruction.				
Words:	1				
Cycles:	2				
Example	RETURN				
	After Inte	rrupt PC =	TOS		

RRF	Rotate Right	f through Carry
Syntax:	[label] RRF	f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$	
Operation:	See description	n below
Status Affected:	С	
Encoding:	00 110	0 dfff ffff
Description:	rotated one bit the Carry Flag is placed in the	of register 'f' are to the right through . If 'd' is 0, the result by W register. If 'd' is placed back in reg-
		Redister i 🕳
		Register f
Words:	1	Register 1
Words: Cycles:	1	Hegister 1
	•	REG1,
Cycles:	1 RRF Before Instruc	REG1, 0 tion = 1110 0110
Cycles:	1 RRF Before Instruc REG1 C After Instruction	REG1, 0 tion = 1110 0110 = 0
Cycles:	1 RRF Before Instruc REG1 C	REG1, 0 tion = 1110 0110 = 0

RLF Rotate Left f through Carry Syntax: RLF [label] Operands: $0 \le f \le 127$ $d \in \left[0,1\right]$ Operation: See description below Status Affected: С ffff Encoding: 00 1101 dfff The contents of register 'f' are rotated one bit to the left through the Carry Flag. If 'd' is 0, the result is placed in the very laced in the result is 1 the result is 1. Description: 1, the result is stored back in register 'f'. Register f Words: 1 Cycles: 1 Example RLF REG1,0 Before Instruction REG1 1110 0110 С 0 After Instruction REG1 1110 0110 W 1100 1100 С

SLEEP				
Syntax:	[label]	SLEEF)	
Operands:	None			
Operation:	$\begin{array}{c} 00h \rightarrow W \\ 0 \rightarrow \underline{WD} \\ 1 \rightarrow \underline{TO}, \\ 0 \rightarrow PD \end{array}$		ler,	
Status Affected:	$\overline{TO}, \overline{PD}$			
Encoding:	00	0000	0110	0011
Description:	The power cleared. is set. Was prescaled The procumode with	Time-out atchdog are clea essor is	status b Timer an ared. put into S	it, TO d its SLEEP
Words:	1			
Cycles:	1			
Example:	SLEEP			

SWAPF	Swap Ni	bbles in	f		
Syntax:	[label]	SWAPF	f,d		
Operands:	$\begin{array}{l} 0 \leq f \leq 12 \\ d \in [0,1] \end{array}$	27			
Operation:	$(f<3:0>) \rightarrow (dest<7:4>),$ $(f<7:4>) \rightarrow (dest<3:0>)$				
Status Affected:	None				
Encoding:	00	1110	dfff	ffff	
Description:	register 't 0, the res	er and low f' are excl sult is place s 1, the re f'.	nanged. ced in V	If 'd' is V regis-	
Words:	1				
Cycles:	1				
Example	SWAPF	REG,	0		
	Before In	struction			
		REG1	= 0	xA5	
	After Inst	ruction			
		REG1 W	-	xA5 x5A	

XORLW	Exclusive OR Literal with W					
Syntax:	[label] XORLW k					
Operands:	$0 \leq k \leq 255$					
Operation:	(W) .XOR. $k \rightarrow (W)$					
Status Affected:	Z					
Encoding:	11 1010 kkkk kkkk					
Description:	The contents of the W register are XOR'ed with the eight bit literal 'k'. The result is placed in the W register.					
Words:	1					
Cycles:	1					
Example:	XORLW 0xAF					
	Before Instruction					
	W = 0xB5					
	After Instruction					
	W = 0x1A					

TRIS	Load TRIS Register					
Syntax:	[label]	TRIS	f			
Operands:	$5 \le f \le 7$					
Operation:	(W) \rightarrow TRIS register f;					
Status Affected:	None					
Encoding:	0.0	0000	0110	Offf		
Description:	The instruction is supported for code compatibility with the PIC16C5X products. Since TRIS registers are readable and writable, the user can directly address them.					
Words:	1					
Cycles:	1					
Example						
	To maintain upward compatibility with future PIC12C67X products, do not use this instruction.					

XORWF	Exclusive OR W with f						
Syntax:	[label] XORWF f,d						
Operands:	$0 \le f \le 127$ $d \in [0,1]$						
Operation:	(W) .XOR. (f) \rightarrow (dest)						
Status Affected:	Z						
Encoding:	00 0110 dfff ff	ff					
Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.						
Words:	1						
Cycles:	1						
Example	XORWF REG 1						
	Before Instruction						
	$\begin{array}{rcl} REG & = & 0xAF \\ W & = & 0xB5 \end{array}$						
	After Instruction						
	$ \begin{array}{rcl} REG & = & 0x1A \\ W & = & 0xB5 \end{array} $						

11.0 DEVELOPMENT SUPPORT

The PIC® microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
 - MPASM Assembler
 - MPLAB-C17 and MPLAB-C18 C Compilers
 - MPLINK/MPLIB Linker/Librarian
- Simulators
 - MPLAB-SIM Software Simulator
- Emulators
 - MPLAB-ICE Real-Time In-Circuit Emulator
 - PICMASTER®/PICMASTER-CE In-Circuit Emulator
 - ICEPIC™
- · In-Circuit Debugger
 - MPLAB-ICD for PIC16F877
- · Device Programmers
 - PRO MATE® II Universal Programmer
 - PICSTART® Plus Entry-Level Prototype Programmer
- · Low-Cost Demonstration Boards
 - SIMICE
 - PICDEM-1
 - PICDEM-2
 - PICDEM-3
 - PICDEM-17
 - SEEVAL®
 - KEELOQ®

11.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8-bit microcontroller market. MPLAB is a Windows®-based application which contains:

- · Multiple functionality
 - editor
 - simulator
 - programmer (sold separately)
 - emulator (sold separately)
- · A full featured editor
- A project manager
- · Customizable tool bar and key mapping
- A status bar
- On-line help

MPLAB allows you to:

- Edit your source files (either assembly or 'C')
- One touch assemble (or compile) and download to PIC MCU tools (automatically updates all project information)
- · Debug using:
 - source files
 - absolute listing file
 - object code

The ability to use MPLAB with Microchip's simulator, MPLAB-SIM, allows a consistent platform and the ability to easily switch from the cost-effective simulator to the full featured emulator with minimal retraining.

11.2 MPASM Assembler

MPASM is a full featured universal macro assembler for all PIC MCUs. It can produce absolute code directly in the form of HEX files for device programmers, or it can generate relocatable objects for MPLINK.

MPASM has a command line interface and a Windows shell and can be used as a standalone application on a Windows 3.x or greater system. MPASM generates relocatable object files, Intel standard HEX files, MAP files to detail memory usage and symbol reference, an absolute LST file which contains source lines and generated machine code, and a COD file for MPLAB debugging.

MPASM features include:

- MPASM and MPLINK are integrated into MPLAB projects.
- MPASM allows user defined macros to be created for streamlined assembly.
- MPASM allows conditional assembly for multi purpose source files.
- MPASM directives allow complete control over the assembly process.

11.3 MPLAB-C17 and MPLAB-C18 C Compilers

The MPLAB-C17 and MPLAB-C18 Code Development Systems are complete ANSI 'C' compilers and integrated development environments for Microchip's PIC17CXXX and PIC18CXXX family of microcontrollers, respectively. These compilers provide powerful integration capabilities and ease of use not found with other compilers.

For easier source level debugging, the compilers provide symbol information that is compatible with the MPLAB IDE memory display.

11.4 MPLINK/MPLIB Linker/Librarian

MPLINK is a relocatable linker for MPASM and MPLAB-C17 and MPLAB-C18. It can link relocatable objects from assembly or C source files along with precompiled libraries using directives from a linker script.

MPLIB is a librarian for pre-compiled code to be used with MPLINK. When a routine from a library is called from another source file, only the modules that contains that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications. MPLIB manages the creation and modification of library files.

MPLINK features include:

- MPLINK works with MPASM and MPLAB-C17 and MPLAB-C18.
- MPLINK allows all memory areas to be defined as sections to provide link-time flexibility.

MPLIB features include:

- MPLIB makes linking easier because single libraries can be included instead of many smaller files.
- MPLIB helps keep code maintainable by grouping related modules together.
- MPLIB commands allow libraries to be created and modules to be added, listed, replaced, deleted, or extracted.

11.5 MPLAB-SIM Software Simulator

The MPLAB-SIM Software Simulator allows code development in a PC host environment by simulating the PIC series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file or user-defined key press to any of the pins. The execution can be performed in single step, execute until break, or trace mode.

MPLAB-SIM fully supports symbolic debugging using MPLAB-C17 and MPLAB-C18 and MPASM. The Software Simulator offers the flexibility to develop and debug code outside of the laboratory environment making it an excellent multi-project software development tool.

11.6 MPLAB-ICE High Performance Universal In-Circuit Emulator with MPLAB IDE

The MPLAB-ICE Universal In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PIC microcontrollers (MCUs). Software control of MPLAB-ICE is provided by the MPLAB Integrated Development Environment (IDE), which allows editing, "make" and download, and source debugging from a single environment.

Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB-ICE allows expansion to support new PIC microcontrollers.

The MPLAB-ICE Emulator System has been designed as a real-time emulation system with advanced features that are generally found on more expensive devel-

opment tools. The PC platform and Microsoft[®] Windows 3.x/95/98 environment were chosen to best make these features available to you, the end user.

MPLAB-ICE 2000 is a full-featured emulator system with enhanced trace, trigger, and data monitoring features. Both systems use the same processor modules and will operate across the full operating speed range of the PIC MCU.

11.7 PICMASTER/PICMASTER CE

The PICMASTER system from Microchip Technology is a full-featured, professional quality emulator system. This flexible in-circuit emulator provides a high-quality, universal platform for emulating Microchip 8-bit PIC microcontrollers (MCUs). PICMASTER systems are sold worldwide, with a CE compliant model available for European Union (EU) countries.

11.8 ICEPIC

ICEPIC is a low-cost in-circuit emulation solution for the Microchip Technology PIC16C5X, PIC16C6X, PIC16C7X, and PIC16CXXX families of 8-bit one-time-programmable (OTP) microcontrollers. The modular system can support different subsets of PIC16C5X or PIC16CXXX products through the use of interchangeable personality modules or daughter boards. The emulator is capable of emulating without target application circuitry being present.

11.9 MPLAB-ICD In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB-ICD, is a powerful, low-cost run-time development tool. This tool is based on the flash PIC16F877 and can be used to develop for this and other PIC microcontrollers from the PIC16CXXX family. MPLAB-ICD utilizes the In-Circuit Debugging capability built into the PIC16F87X. This feature, along with Microchip's In-Circuit Serial Programming protocol, offers cost-effective in-circuit flash programming and debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by watching variables, single-stepping and setting break points. Running at full speed enables testing hardware in real-time. The MPLAB-ICD is also a programmer for the flash PIC16F87X family.

11.10 PRO MATE II Universal Programmer

The PRO MATE II Universal Programmer is a full-featured programmer capable of operating in stand-alone mode as well as PC-hosted mode. PRO MATE II is CE compliant.

The PRO MATE II has programmable VDD and VPP supplies which allows it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for instructions and error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In

12.6 <u>Timing Diagrams and Specifications</u>

FIGURE 12-5: EXTERNAL CLOCK TIMING




TABLE 12-1: CLOCK TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	Fosc	External CLKIN Frequency	DC	1	4	MHz	XT and EXTRC osc mode
		(Note 1)	DC	_	4	MHz	HS osc mode (PIC12CE67X-04)
			DC	_	10	MHz	HS osc mode (PIC12CE67X-10)
			DC	_	200	kHz	LP osc mode
		Oscillator Frequency	DC		4	MHz	EXTRC osc mode
		(Note 1)	.455	_	4	MHz	XT osc mode
			4	_	4	MHz	HS osc mode (PIC12CE67X-04)
			4	_	10	MHz	HS osc mode (PIC12CE67X-10)
			5	_	200	kHz	LP osc mode
1	Tosc	External CLKIN Period	250	_	_	ns	XT and EXTRC osc mode
		(Note 1)	250	_	_	ns	HS osc mode (PIC12CE67X-04)
			100	_	_	ns	HS osc mode (PIC12CE67X-10)
			5			μS	LP osc mode
		Oscillator Period	250			ns	EXTRC osc mode
		(Note 1)	250	_	10,000	ns	XT osc mode
			250	_	250	ns	HS osc mode (PIC12CE67X-04)
			100	_	250	ns	HS osc mode (PIC12CE67X-10)
			5		_	μS	LP osc mode
2	Tcy	Instruction Cycle Time (Note 1)	400		DC	ns	Tcy = 4/Fosc
3	TosL,	External Clock in (OSC1) High	50	_	_	ns	XT oscillator
	TosH	or Low Time	2.5	_	_	μS	LP oscillator
			10	_	_	ns	HS oscillator
4	TosR,	External Clock in (OSC1) Rise		_	25	ns	XT oscillator
	TosF	or Fall Time	_	_	50	ns	LP oscillator
			_		15	ns	HS oscillator

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin.

When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices. OSC2 is disconnected (has no loading) for the PIC12C67X.

NOTES:

1		K	
I/O Interfacing	25	KeeLoq® Evaluation and Programming Tools	. 86
I/O Ports		L	
I/O Programming Considerations	31	Loading of PC	22
ID Locations			. 22
INCF Instruction		M	
INCFSZ Instruction	-	MCLR56	, 59
In-Circuit Serial Programming		Memory	
INDF Register	14, 23	Data Memory	
Indirect Addressing		Program Memory	
Initialization Conditions for All Registers		Register File Map - PIC12CE67X	
Instruction Cycle		MOVF Instruction	
Instruction Flow/Pipelining		MOVLW Instruction	
Instruction Format	69	MOVWF Instruction	
Instruction Set		MPLAB Integrated Development Environment Software	. 83
ADDLW		N	
ADDWF		NOP Instruction	. 78
ANDLW		0	
ANDWF		_	
BCF	_	Opcode	
BSF		OPTION Instruction	
BTFSC		OPTION Register	
BTFSS		Orthogonal	
CALL		OSC selection	
CLRF		OSCCAL Register	. 21
CLRW		Oscillator	
CLRWDT	_	EXTRC	
COMF		HS	
DECF	_	INTRC	
DECFSZ	_	LP	
GOTO		XT	
INCF	-	Oscillator Configurations	. 54
INCFSZ		Oscillator Types	- 4
IORLW		EXTRC	
IORWF		HS	
MOVF		INTRC	-
MOVLW		LP	
MOVWF		XT	. 54
NOP	-	Р	
OPTION	_	Package Marking Information	115
RETFIE	_	Packaging Information	115
RETLW	_	Paging, Program Memory	. 22
RETURN		PCL	. 70
RLF RRF	79	PCL Register 13, 14	, 22
	79	PCLATH	. 59
SLEEP SUBLW		PCLATH Register 13, 14	, 22
SUBWF		PCON Register20	, 58
SWAPF		PD bit15	, 56
TRIS		PICDEM-1 Low-Cost PIC MCU Demo Board	. 85
XORLW		PICDEM-2 Low-Cost PIC16CXX Demo Board	. 85
XORWF		PICDEM-3 Low-Cost PIC16CXXX Demo Board	. 85
Section		PICSTART® Plus Entry Level Development System	. 85
INTCON Register		PIE1 Register	
INTEDG bit		Pinout Description - PIC12CE67X	9
Internal Sampling Switch (Rss) Impedence		PIR1 Register	. 19
Interrupts		POP	. 22
A/D		POR	
GP2/INT		Oscillator Start-up Timer (OST)53	
GPIO Port		Power Control Register (PCON)	
Section		Power-on Reset (POR) 53, 58	
TMR0		Power-up Timer (PWRT)53	
TMR0 Overflow		Power-Up-Timer (PWRT)	
IORLW Instruction		Time-out Sequence	
IORWF Instruction		Time-out Sequence on Power-up	
IRP bit		TO	
		Power	. 56

PIC16XXXXXX FAMILY

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- · Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support