

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	5
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 4x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	8-SOIC (0.209", 5.30mm Width)
Supplier Device Package	8-SOIJ
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic12c672-04e-sm

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 3-1: PICT2C6/X PINOUT DESCRIPTION	TABLE 3-1:	PIC12C67X PINOUT DESCRIPTION
---	------------	------------------------------

Name	DIP Pin #	I/O/P Type	Buffer Type	Description
GP0/AN0	7	I/O	TTL/ST	Bi-directional I/O port/serial programming data/analog input 0. Can be software programmed for internal weak pull-up and interrupt-on-pin change. This buffer is a Schmitt Trigger input when used in serial programming mode.
GP1/AN1/V _{REF}	6	I/O	TTL/ST	Bi-directional I/O port/serial programming clock/analog input 1/ voltage reference. Can be software programmed for internal weak pull-up and interrupt-on-pin change. This buffer is a Schmitt Trigger input when used in serial programming mode.
GP2/T0CKI/AN2/INT	5	I/O	ST	Bi-directional I/O port/analog input 2. Can be configured as T0CKI or external interrupt.
GP3/MCLR/Vpp	4	I	TTL/ST	Input port/master clear (reset) input/programming voltage input. When configured as MCLR, this pin is an active low reset to the device. Voltage on MCLR/VPP must not exceed VDD during normal device operation. Can be software pro- grammed for internal weak pull-up and interrupt-on-pin change. Weak pull-up always on if configured as MCLR. This buffer is Schmitt Trigger when in MCLR mode.
GP4/OSC2/AN3/CLKOUT	3	I/O	TTL	Bi-directional I/O port/oscillator crystal output/analog input 3. Connections to crystal or resonator in crystal oscillator mode (HS, XT and LP modes only, GPIO in other modes). In EXTRC and INTRC modes, the pin output can be configured to CLK- OUT, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.
GP5/OSC1/CLKIN	2	I/O	TTL/ST	Bi-directional IO port/oscillator crystal input/external clock source input (GPIO in INTRC mode only, OSC1 in all other oscillator modes). Schmitt trigger input for EXTRC oscillator mode.
VDD	1	Р	—	Positive supply for logic and I/O pins.
Vss	8	Р		Ground reference for logic and I/O pins.

Legend: I = input, O = output, I/O = input/output, P = power, — = not used, TTL = TTL input, ST = Schmitt Trigger input.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other Resets ⁽³⁾
Bank 1	•										
80h ⁽¹⁾	INDF	Addressing	this location	l register)	0000 0000	0000 0000					
81h	OPTION	GPPU	INTEDG	PS0	1111 1111	1111 1111					
82h ⁽¹⁾	PCL	Program Co	ounter's (PC)	Least Signi	ficant Byte					0000 0000	0000 0000
83h ⁽¹⁾	STATUS	IRP ⁽⁴⁾	RP1 ⁽⁴⁾	RP0	то	PD	Z	DC	С	0001 1xxx	000q quuu
84h ⁽¹⁾	FSR	Indirect data	Indirect data memory address pointer								uuuu uuuu
85h	TRIS	— — GPIO Data Direction Register								11 1111	11 1111
86h	_	Unimpleme	nted							—	—
87h	—	Unimpleme	nted							—	_
88h	-	Unimpleme	nted							—	—
89h	_	Unimpleme	Unimplemented							—	—
8Ah ^(1,2)	PCLATH	—	_		Write Buffer	for the uppe	er 5 bits of th	e PC		0 0000	0 0000
8Bh ⁽¹⁾	INTCON	GIE	PEIE	TOIE	INTE	GPIE	TOIF	INTF	GPIF	x000 0000	0000 000u
8Ch	PIE1	—	ADIE	-	—	—	—	-	—	-0	-0
8Dh	—	Unimpleme	nted							—	—
8Eh	PCON	—	—	—	—	—	—	POR	_	0-	u-
8Fh	OSCCAL	CAL3	CAL2	CAL1	CAL0	CALFST	CALSLW	_	—	0111 00	uuuu uu
90h	—	Unimpleme	nted							—	—
91h	—	Unimpleme	nted							—	—
92h	—	Unimpleme	nted							—	—
93h	—	Unimpleme	nted							—	—
94h	—	Unimpleme	nted							—	—
95h	—	Unimpleme	nted							—	—
96h	—	Unimpleme	nted							—	—
97h	—	Unimpleme	nted							—	—
98h	—	Unimpleme	nted							_	—
99h	—	Unimpleme	nted							—	—
9Ah	—	Unimpleme	nted							—	—
9Bh	—	Unimpleme	nted							—	—
9Ch	_	Unimpleme	nted							—	_
9Dh	_	Unimpleme	nted							_	_
9Eh	_	Unimpleme	nted							_	_
9Fh	ADCON1	_	_	—	-	_	PCFG2	PCFG1	PCFG0	000	000

TABLE 4-1: PIC12C67X SPECIAL FUNCTION REGISTER SUMMARY (CONT.)

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented read as '0'.

Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from either bank.

2: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.

3: Other (non power-up) resets include external reset through MCLR and Watchdog Timer Reset.

4: The IRP and RP1 bits are reserved on the PIC12C67X; always maintain these bits clear.

5: The SCL (GP7) and SDA (GP6) bits are unimplemented on the PIC12C671/672 and read as '0'.

4.2.2.1 STATUS REGISTER

The STATUS Register, shown in Register 4-1, contains the arithmetic status of the ALU, the RESET status and the bank select bits for data memory.

The STATUS Register can be the destination for any instruction, as with any other register. If the STATUS Register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS Register as destination may be different than intended.

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS Register as 000u uluu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS Register, because these instructions do not affect the Z, C or DC bits from the STATUS Register. For other instructions, not affecting any status bits, see the "Instruction Set Summary."

- Note 1: Bits IRP and RP1 (STATUS<7:6>) are not used by the PIC12C67X and should be maintained clear. Use of these bits as general purpose R/W bits is NOT recommended, since this may affect upward compatibility with future products.
 - 2: The C and DC bits operate as a borrow and digit borrow bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

Reserved	Reserved	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x				
IRP	RP1	RP0	TO	PD	Z	DC	С	R = Readable bit			
bit7							bit0	W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset			
bit 7:	bit 7: IRP: Register Bank Select bit (used for indirect addressing) 1 = Bank 2, 3 (100h - 1FFh) 0 = Bank 0, 1 (00h - FFh) The IRP bit is reserved; always maintain this bit clear.										
bit 6-5:	bit 6-5: RP<1:0>: Register Bank Select bits (used for direct addressing) 11 = Bank 3 (180h - 1FFh) 10 = Bank 2 (100h - 17Fh) 01 = Bank 1 (80h - FFh) 00 = Bank 0 (00h - 7Fh) Each bank is 128 bytes. The RP1 bit is reserved; always maintain this bit clear.										
bit 4:	TO: Time- 1 = After p 0 = A WD	out bit oower-up, T time-out	CLRWDT in	struction,	or SLEEP in	struction					
bit 3:	PD : Power 1 = After p 0 = By exe	r-down bit oower-up o ecution of	or by the C the SLEEP	LRWDT ins	truction n						
bit 2:	Z: Zero bit 1 = The re 0 = The re	sult of an sult of an	arithmetic arithmetic	or logic of or logic of	peration is z peration is r	ero lot zero					
bit 1:	bit 1: DC: Digit Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) (for borrow the polarity is reversed) 1 = A carry-out from the 4th low order bit of the result occurred 0 = No carry-out from the 4th low order bit of the result										
bit 0:	C: Carry/b 1 = A carry 0 = No car	orrow bit y-out from rry-out fro	(ADDWF, AI 1 the most m the mos	DDLW, SUB significant t significar	LW, SUBWF bit of the re nt bit of the l	instruction sult occurr result occu	ns) red ırred				
Note:	For born ond ope the sour	ow the po rand. For ce registe	larity is rev rotate (RR er.	versed. A s .F, RLF) ins	ubtraction is structions, t	s executed his bit is lo	by adding t aded with e	the two's complement of the sec- either the high or low order bit of			

REGISTER 4-1: STATUS REGISTER (ADDRESS 03h, 83h)

4.2.2.7 OSCCAL REGISTER

The Oscillator Calibration (OSCCAL) Register is used to calibrate the internal 4 MHz oscillator. It contains four bits for fine calibration and two other bits to either increase or decrease frequency.

REGISTER 4-7: OSCCAL REGISTER (ADDRESS 8Fh)



NOTES:

5.0 I/O PORT

As with any other register, the I/O register can be written and read under program control. However, read instructions (i.e., MOVF GPIO, W) always read the I/O pins independent of the pin's input/output modes. On RESET, all I/O ports are defined as input (inputs are at hi-impedance), since the I/O control registers are all set.

5.1 <u>GPIO</u>

GPIO is an 8-bit I/O register. Only the low order 6 bits are used (GP<5:0>). Bits 6 and 7 (SDA and SCL. respectively) are used by the EEPROM peripheral on the PIC12CE673/674. Refer to Section 6.0 and Appendix B for use of SDA and SCL. Please note that GP3 is an input only pin. The configuration word can set several I/O's to alternate functions. When acting as alternate functions, the pins will read as '0' during port read. Pins GP0, GP1 and GP3 can be configured with weak pull-ups and also with interrupt-on-change. The interrupt on change and weak pull-up functions are not pin selectable. If pin 4, (GP3), is configured as MCLR, a weak pull-up is always on. Interrupt-on-change for this pin is not set and GP3 will read as '0'. Interrupt-onchange is enabled by setting bit GPIE, INTCON<3>. Note that external oscillator use overrides the GPIO functions on GP4 and GP5.

5.2 TRIS Register

This register controls the data direction for GPIO. A '1' from a TRIS Register bit puts the corresponding output driver in a hi-impedance mode. A '0' puts the contents of the output data latch on the selected pins, enabling the output buffer. The exceptions are GP3, which is input only and its TRIS bit will always read as '1', while GP6 and GP7 TRIS bits will read as '0'.

Note:	A read of the ports reads the pins, not the
	output data latches. That is, if an output
	driver on a pin is enabled and driven high,
	but the external system is holding it low, a
	read of the port will indicate that the pin is
	low.

Upon reset, the TRIS Register is all '1's, making all pins inputs.

TRIS for pins GP4 and GP5 is forced to a '1' where appropriate. Writes to TRIS <5:4> will have an effect in EXTRC and INTRC oscillator modes only. When GP4 is configured as CLKOUT, changes to TRIS<4> will have no effect.

5.3 I/O Interfacing

The equivalent circuit for an I/O port pin is shown in Figure 5-1 through Figure 5-5. All port pins, except GP3, which is input only, may be used for both input and output operations. For input operations, these ports are non-latching. Any input must be present until read by an input instruction (i.e., MOVF GPIO, W). The outputs are latched and remain unchanged until the output latch is rewritten. To use a port pin as output, the corresponding direction control bit in TRIS must be cleared (= 0). For use as an input, the corresponding TRIS bit must be set. Any I/O pin (except GP3) can be programmed individually as input or output.

Port pins GP6 (SDA) and GP7 (SCL) are used for the serial EEPROM interface on the PIC12CE673/674. These port pins are not available externally on the package. Users should avoid writing to pins GP6 (SDA) and GP7 (SCL) when not communicating with the serial EEPROM memory. Please see Section 6.0, EEPROM Peripheral Operation, for information on serial EEPROM communication.

Note: On a Power-on Reset, GP0, GP1, GP2 and GP4 are configured as analog inputs and read as '0'.

8.0 ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The Analog-To-Digital (A/D) converter module has four analog inputs.

The A/D allows conversion of an analog input signal to a corresponding 8-bit digital number (refer to Application Note AN546 for use of A/D Converter). The output of the sample and hold is the input into the converter, which generates the result via successive approximation. The analog reference voltage is software selectable to either the device's positive supply voltage (VDD) or the voltage level on the GP1/AN1/VREF pin. The A/D converter has a unique feature of being able to operate while the device is in SLEEP mode.

The A/D module has three registers. These registers are:

- A/D Result Register (ADRES)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)

The ADCON0 Register, shown in Figure 8-1, controls the operation of the A/D module. The ADCON1 Register, shown in Figure 8-2, configures the functions of the port pins. The port pins can be configured as analog inputs (GP1 can also be a voltage reference) or as digital I/O.

- Note 1: If the port pins are configured as analog inputs (reset condition), reading the port (MOVF GPIO,W) results in reading '0's.
 - 2: Changing ADCON1 Register can cause the GPIF and INTF flags to be set in the INTCON Register. These interrupts should be disabled prior to modifying ADCON1.

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 ADCS1 ADCS0 CHS1 CHS0 GO/DONE ADON R = Readable bit reserved reserved W = Writable bit bit0 bit7 U = Unimplemented bit, read as '0' n = Value at POR reset bit 7-6: ADCS<1:0>: A/D Conversion Clock Select bits 00 = Fosc/201 = Fosc/810 = Fosc/3211 = FRC (clock derived from an RC oscillation) Reserved bit 5: bit 4-3: CHS<1:0>: Analog Channel Select bits 00 = channel 0, (GP0/AN0) 01 = channel 1, (GP1/AN1) 10 = channel 2, (GP2/AN2) 11 = channel 3, (GP4/AN3) GO/DONE: A/D Conversion Status bit bit 2: If ADON = 11 = A/D conversion in progress (setting this bit starts the A/D conversion) 0 = A/D conversion not in progress (this bit is automatically cleared by hardware when the A/D conversion is complete) bit 1: Reserved bit 0: ADON: A/D on bit 1 = A/D converter module is operating 0 = A/D converter module is shut off and consumes no operating current

REGISTER 8-1: ADCON0 REGISTER (ADDRESS 1Fh)

9.5.1 TMR0 INTERRUPT

An overflow (FFh \rightarrow 00h) in the TMR0 register will set flag bit T0IF (INTCON<2>). The interrupt can be enabled/disabled by setting/clearing enable bit T0IE (INTCON<5>) (Section 7.0). The flag bit T0IF (INTCON<2>) will be set, regardless of the state of the enable bits. If used, this flag must be cleared in software.

9.5.2 INT INTERRUPT

External interrupt on GP2/INT pin is edge triggered; either rising if bit INTEDG (OPTION<6>) is set, or falling, if the INTEDG bit is clear. When a valid edge appears on the GP2/INT pin, flag bit INTF (INTCON<1>) is set. This interrupt can be disabled by clearing enable bit INTE (INTCON<4>). Flag bit INTF must be cleared in software in the interrupt service routine before re-enabling this interrupt. The INT interrupt can wake-up the processor from SLEEP, if bit INTE was set prior to going into SLEEP. The status of global interrupt enable bit GIE decides whether or not the processor branches to the interrupt vector following wake-up. See Section 9.8 for details on SLEEP mode.

9.5.3 GPIO INTCON CHANGE

An input change on GP3, GP1 or GP0 sets flag bit GPIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit GPIE (INTCON<3>) (Section 5.1). This flag bit GPIF (INTCON<0>) will be set, regardless of the state of the enable bits. If used, this flag must be cleared in software.

9.6 Context Saving During Interrupts

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt (i.e., W register and STATUS register). This will have to be implemented in software.

Example 9-1 shows the storing and restoring of the STATUS and W registers. The register, W_TEMP, must be defined in both banks and must be defined at the same offset from the bank base address (i.e., if W_TEMP is defined at 0x20 in bank 0, it must also be defined at 0xA0 in bank 1).

Example 9-2 shows the saving and restoring of STA-TUS and W using RAM locations 0x70 - 0x7F. W_TEMP is defined at 0x70 and STATUS_TEMP is defined at 0x71.

The example:

- a) Stores the W register.
- b) Stores the STATUS register in bank 0.
- c) Executes the ISR code.
- d) Restores the STATUS register (and bank select bit).
- e) Restores the W register.
- f) Returns from interrupt.

EXAMPLE 9-1: SAVING STATUS AND W REGISTERS USING GENERAL PURPOSE RAM (0x20 - 0x6F)

MOVWF SWAPF BCF MOVWF : :(ISR)	W_TEMP STATUS,W STATUS,RP0 STATUS_TEMP	;Copy W to TEMP register, could be bank one or zero ;Swap status to be saved into W ;Change to bank zero, regardless of current bank ;Save status to bank zero STATUS_TEMP register
: SWAPF MOVWF SWAPF SWAPF RETFIE	STATUS_TEMP,W STATUS W_TEMP,F W_TEMP,W	;Swap STATUS_TEMP register into W ;(sets bank to original state) ;Move W into STATUS register ;Swap W_TEMP ;Swap W_TEMP into W ;Return from interrupt
NPLE 9-2:	SAVING STATUS	AND W REGISTERS USING SHARED RAM (0x70 - 0x7F)
MPLE 9-2: MOVWF MOVVF : : (ISR) :	SAVING STATUS A W_TEMP STATUS,W STATUS_TEMP	AND W REGISTERS USING SHARED RAM (0x70 - 0x7F) ;Copy W to TEMP register (bank independent) ;Move STATUS register into W ;Save contents of STATUS register
	MOVWF SWAPF BCF MOVWF : (ISR) : SWAPF SWAPF SWAPF RETFIE	MOVWF W_TEMP SWAPF STATUS,W BCF STATUS,RP0 MOVWF STATUS_TEMP : :(ISR) : SWAPF STATUS_TEMP,W MOVWF STATUS SWAPF W_TEMP,F SWAPF W_TEMP,W RETFIE

PIC12C67X

GOTO	Unconditional Branch				INCFSZ	Increme	nt f, Skip	o if O				
Syntax:	[<i>label</i>] GOTO k				Syntax:	Syntax: [label] INCFSZ						
Operands:	0 ≤ k ≤ 2047 k → PC<10:0> PCLATH<4:3> → PC<12:11>				Operands:	$0 \le f \le 12$	$0 \le f \le 127$					
Operation:					Operation:	$d \in [0,1]$ (f) + 1 \rightarrow (dest), skip if result = 0						
Status Affected:	None				Status Affected:	None						
Encoding:	10	1kkk	kkkk	kkkk	Encoding:	0 0	1111	dfff	ff	ff		
Description: Words: Cycles:	GOTO is a The eleve loaded in upper bit PCLATH cycle ins 1	an uncon en bit imi ito PC bi s of PC a <4:3>. Go truction.	ditional b mediate v ts <10:0> are loade otto is a t	rranch. ralue is . The d from wo	Description:	The cont incremen is placed 1, the res ister 'f'. If the res tion, whic discarded instead n instructio	The contents of register 'f' are incremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in reg ister 'f'. If the result is 0, the next instruc- tion, which is already fetched, is discarded. A NOP is executed instead making it a two cycle					
Example	GOTO T	HERE			Words:	1						
	After Instruction PC = Address	THERE	Cycles:	1(2)								
					Example	HERE	INCFS	SZ _	CNT,	1		
						CONTIN	GOTO UE • •	L	OOP			
						Before In PC After Inst CNT	struction = add ruction = CN	ress HER	ε			

Increment f
[label] INCF f,d
$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
$(f) + 1 \rightarrow (dest)$
Z
00 1010 dfff ffff
incremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in reg- ister 'f'.
1
1
INCF CNT, 1
Before Instruction CNT = 0xFF Z = 0 After Instruction CNT = 0x00

IORLW	Inclusive OR Literal with W								
Syntax:	[<i>label</i>] IORLW k								
Operands:	$0 \leq k \leq 255$								
Operation:	(W) .OR. $k \rightarrow$ (W)								
Status Affected:	Z								
Encoding:	11 1000 kkkk kkkk								
Description:	The contents of the W register are OR'ed with the eight bit literal 'k'. The result is placed in the W reg- ister.								
Words:	1								
Cycles:	1								
Example	IORLW 0x35								
	Before Instruction W = 0x9A After Instruction W = 0xBF Z = 1								

if CNT=

PC =

if CNT≠

=

PC

0,

0,

address CONTINUE

address HERE +1

SWAPF	Swap Nil	bbles in t	f					
Syntax:	[label]	SWAPF	f,d					
Operands:	$\begin{array}{l} 0 \leq f \leq 12 \\ d \in [0,1] \end{array}$	7						
Operation:	(f<3:0>) → (dest<7:4>), (f<7:4>) → (dest<3:0>)							
Status Affected:	None							
Encoding:	0 0	1110	dfff	ffff				
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is 0, the result is placed in W regis- ter. If 'd' is 1, the result is placed in register 'f'.							
Words:	1							
Cycles:	1							
Example	SWAPF	REG,	0					
	Before In	struction						
		REG1	= C)xA5				
	After Inst	ruction						
		REG1 W	= C = C)xA5)x5A				

XORLW	Exclusive OR Literal with W								
Syntax:	[label]	XORL	Nk						
Operands:	$0 \leq k \leq 255$								
Operation:	(W) .XOR. $k \rightarrow (W)$								
Status Affected:	Z								
Encoding:	11	1010	kkkk	kkkk					
Description:	The contents of the W register are XOR'ed with the eight bit lit- eral 'k'. The result is placed in the W register.								
Words:	1								
Cycles:	1								
Example:	XORLW	0xAF							
	Before Instruction								
		W =	0xB5						
	After Instruction								
		W =	0x1A						

TRIS	Load TR	IS Regis	ster					
Syntax:	[label]	TRIS	f					
Operands:	$5 \leq f \leq 7$							
Operation:	$(W)\toTF$	RIS regis	ster f;					
Status Affected:	None							
Encoding:	0 0	0000	0110	Offf				
Description:	The instruction is supported for code compatibility with the PIC16C5X products. Since TRIS registers are readable and writ- able, the user can directly address them.							
Words:	1							
Cycles:	1							
Example								
	To maintain upward compatibility with future PIC12C67X products, do not use this instruction.							

XORWF	Exclusiv	e OR W	with f				
Syntax:	[label]	XORWF	f,d				
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$						
Operation:	(W) .XOF	$R. (f) \to (f)$	dest)				
Status Affected:	Z						
Encoding:	0 0	0110	dfff	f	fff		
Description:	Exclusive W registe 0, the res register. I stored ba	OR the or with re ult is sto f 'd' is 1, ck in reg	conte gister red in the re jister '	nts of t 'f'. If 'd the W esult is f'.	the I' is		
Words:	1						
Cycles:	1						
Example	XORWF	REG	1				
	Before Instruction						
		REG W	= =	0xAF 0xB5			
	After Inst	ruction					
		REG W	= =	0x1A 0xB5			

NOTES:





- Note 1: The shaded region indicates the permissible combinations of voltage and frequency.
 - **2:** The maximum rated speed of the part limits the permissible combinations of voltage and frequency. Please reference the Product Identification System section for the maximum rated speed of the parts.

FIGURE 12-2: PIC12C67X VOLTAGE-FREQUENCY GRAPH, $0^{\circ}C \le TA \le +70^{\circ}C$



2: The maximum rated speed of the part limits the permissible combinations of voltage and frequency. Please reference the Product Identification System section for the maximum rated speed of the parts.

12.2 DC Characteristics: PIC12LC671/672 (Commercial, Industrial) PIC12LCE673/674 (Commercial, Industrial)

DC CHAF	RACTERISTICS		Standard Operating Conditions (unless otherwise specified)Operating temperature $0^{\circ}C \leq TA \leq +70^{\circ}C$ (commercial) $-40^{\circ}C \leq TA \leq +85^{\circ}C$ (industrial)				
Param No.	Characteristic	Sym	Min	Тур†	Max	Units	Conditions
D001	Supply Voltage	Vdd	2.5		5.5	V	
D002	RAM Data Retention Voltage ⁽²⁾	Vdr		1.5*		V	Device in SLEEP mode
D003	VDD Start Voltage to ensure Power-on Reset	VPOR		Vss		V	See section on Power-on Reset for details
D004	VDD Rise Rate to ensure Power-on Reset	Svdd	0.05*			V/ms	See section on Power-on Reset for details
D010	Supply Current ⁽³⁾	IDD	—	0.4	2.1	mA	Fosc = 4MHz, VDD = 2.5V XT and EXTRC mode (Note 4)
D010C			-	0.4	2.1	mA	Fosc = 4MHz, VDD = 2.5V INTRC mode (Note 6)
D010A			—	15	33	μA	Fosc = 32kHz, VDD = 2.5V, WDT disabled LP mode, Industrial Temperature
D020	Power-down Current ⁽⁵⁾	IPD					
D021 D021B			_	0.2 0.2	5 6	μ Α μ Α	VDD = 2.5V, Commercial VDD = 2.5V, Industrial
	Watchdog Timer Current	Δ IWDT	—	2.0	4	μA	VDD = 2.5V, Commercial
				2.0	6	μA	VDD = 2.5V, Industrial
	LP Oscillator Operating	Fosc	0		200	kHz	All temperatures
	INTRC/EXTRC Oscillator		—		4 ⁽⁶⁾	MHz	All temperatures
		0		4	MHz	All temperatures	
	HS Oscillator Operating Frequency	0		10	MHz	All temperatures	

* These parameters are characterized but not tested.

Note 1: Data in Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

- 2: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
- **3:** The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.

 a) The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tristated, pulled to VSS, T0CKI = VDD, MCLR = VDD; WDT disabled.

- b) For standby current measurements, the conditions are the same, except that the device is in SLEEP mode.
- 4: For EXTRC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula:

Ir = VDD/2REXT (mA) with REXT in kOhm.

- 5: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or VSS.
- 6: INTRC calibration value is for 4MHz nominal at 5V, 25°C.

12.6 <u>Timing Diagrams and Specifications</u>





TABLE 12-1: CLOCK TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	Fosc	External CLKIN Frequency	DC		4	MHz	XT and EXTRC osc mode
		(Note 1)	DC	—	4	MHz	HS osc mode (PIC12CE67X-04)
			DC	—	10	MHz	HS osc mode (PIC12CE67X-10)
			DC	—	200	kHz	LP osc mode
		Oscillator Frequency	DC	—	4	MHz	EXTRC osc mode
		(Note 1)	.455	—	4	MHz	XT osc mode
			4	—	4	MHz	HS osc mode (PIC12CE67X-04)
			4	—	10	MHz	HS osc mode (PIC12CE67X-10)
			5	_	200	kHz	LP osc mode
1	Tosc	External CLKIN Period	250	—	—	ns	XT and EXTRC osc mode
		(Note 1)	250	—	—	ns	HS osc mode (PIC12CE67X-04)
			100	—	—	ns	HS osc mode (PIC12CE67X-10)
			5	_	_	μs	LP osc mode
		Oscillator Period	250	—	—	ns	EXTRC osc mode
		(Note 1)	250	—	10,000	ns	XT osc mode
			250	—	250	ns	HS osc mode (PIC12CE67X-04)
			100	—	250	ns	HS osc mode (PIC12CE67X-10)
			5			μs	LP osc mode
2	Тсү	Instruction Cycle Time (Note 1)	400	—	DC	ns	TCY = 4/FOSC
3	TosL,	External Clock in (OSC1) High	50	—	—	ns	XT oscillator
	TosH	or Low Time	2.5	—	—	μs	LP oscillator
			10	—	—	ns	HS oscillator
4	TosR,	External Clock in (OSC1) Rise	_	—	25	ns	XT oscillator
	TosF	or Fall Time	—	—	50	ns	LP oscillator
			—	_	15	ns	HS oscillator

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin.

When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices. OSC2 is disconnected (has no loading) for the PIC12C67X.

PIC12C67X

FIGURE 13-9: IOL vs. VOL, VDD = 5.5 V





NOTES:

Power-down Mode (SLEEP)
Prescaler Switching Between Timer() and WDT 43
PRO MATE NULL Server Provide And WD1
PRO MATE® II Universal Programmer85
Program Branches7
Program Memory
Paging 22
Program Verification 67
PS0 bit
PS1 bit16
PS2 bit
PSA bit 16
F 031122
R
PC Oppillator 55
Read Modify Write
Read-Modify-Write
Register File11
Begisters
Mar
мар
PIC12C67X12
Reset Conditions59
Beset 53.56
Poset Conditions for Special Pagisters 50
RETFIE Instruction
RETLW Instruction78
RETURN Instruction79
RI E Instruction 79
DD0 bit 11 15
RP1 bit
RRF Instruction79
s
5
SEEVAL® Evaluation and Programming System
Services
One-Time-Programmable (OTP) 5
Quick Turneround Breduction (OTB)
Serialized Quick-Turnaround Production (SQTP)5
SFR70
SFR As Source/Destination70
SLEEP 53.56
SI EED Instruction 70
Software Simulator (MPLAB-SIM)
Special Features of the CPU53
Special Function Register
PIC12C67X 13
Special Eurotion Registers 70
Special Function Registers, Section
Stack
Overflows
Underflow 22
STATUS Dogistor 15
SUBLIV Instruction 80
SUBWF Instruction

T	
TOCS bit	16
TAD	49
Timer0	
RTCC	59
Timers	
Timer0	
Block Diagram	39
External Clock	41
External Clock Timing	41
Increment Delay	41
Interrupt	39
Interrupt Timing	40
Prescaler	12
Prescaler Block Diagram	12
Section	30
Switching Prescaler Assignment	13
Synchronization	11
	+ I 1 1
	+1 24
Turing	24 20
	39
Tincing Diagram	54
	~~
A/D Conversion	30
	J2
	00
	50
	39
Timer0 Interrupt Timing	10
Timer0 with External Clock	11
Wake-up from Sleep via Interrupt	57
TO bit	15
TOSE bit	16
TRIS Instruction	31
TRIS Register 14, 25, 3	31
Two's Complement	7
U	
- LIV Frasable Devices	5
	5
W	
W Register	
ALU	7
Wake-up from SLEEP	66
Watchdog Timer (WDT) 53, 56, 59, 6	65
WDT	59
Block Diagram	65
Period	35
Programming Considerations	65
Timeout	59
WWW. On-Line Support	2
Υ	-
Λ	
XORLW Instruction	31
XORWF Instruction	31
Z	
7 bit	15
Zero hit	7
	'

PIC16XXXXX FAMILY

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

TO: RE:	Technical Publications Manager Reader Response	Total Pages Sent
Fror	m: Name	
	Company	
	Address	
	City / State / ZIP / Country	
	Telephone: ()	FAX: ()
Арр	lication (optional):	
Wou	uld you like a reply? Y N	
Dev	vice: PIC16xxxxxx family	Literature Number: DS30561C
Que	estions:	
1.	What are the best features of this document?	
2.	How does this document meet your hardware and softwar	e development needs?
3.	Do you find the organization of this document easy to follo	w? If not, why?
4.	What additions to the document do you think would enhar	ce the structure and subject?
_		<i></i>
5.	what deletions from the document could be made without	affecting the overall usefulness?
6.	Is there any incorrect or misleading information (what and	where)?
7.	How would you improve this document?	

PIC12C67X PRODUCT IDENTIFICATION SYSTEM

PAR	T NO	XX 2	x /x	x xxx			E	Exar	mples
			Pattern:	Special	al Requirements a	a)	PIC12CE673-04/P Commercial Temp.,		
				Package:	P JW	= 300 mil PDIP = 300 mil Windowed Ceramic Side Brazed		PDIP Package, 4 MHz, normal VDD limits	
			Temperature Range:	- I E	= 208 fm SOC = 0°C to +70°C = -40°C to +85°C = -40°C to +125°C	0)	PIC12CE673-04I/P Industrial Temp., PDIP package, 4 MHz, normal Vpp limits		
					Frequency Range:	04 10	= 4 MHz/200 kHz = 10 MHz	c)	PIC12CE673-10I/P Industrial Temp., PDIP package, 10 MHz, normal VDD limits
					Device	PIC12C PIC12L PIC12L PIC12C PIC12C PIC12C PIC12C PIC12C PIC12L PIC12L PIC12L	CE673 c CE674 LCE673 LCE674 C671 C C672 c C672T (Tape & reel for SOIC only) C672T (Tape & reel for SOIC only) LC671 LC672 LC671T (Tape & reel for SOIC only) f LC672T (Tape & reel for SOIC only)	d) €)	PIC12C671-04/P Commercial Temp., PDIP Package, 4 MHz, normal VDD limits PIC12C671-04I/SM Industrial Temp., SOIC package, 4 MHz, normal VDD limits PIC12C671-04I/P Industrial Temp., PDIP package, 4 MHz, normal VDD limits

* JW Devices are UV erasable and can be programmed to any device configuration. JW Devices meet the electrical requirement of each oscillator type (including LC devices).

Sales and Support

Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office
- 2. The Microchip Worldwide Site (www.microchip.com)

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. & KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 1997-2013, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 9781620769287

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.