

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product StatusActiveCore ProcessorPICCore Size8-BitSpeed10MHzConnectivity-PeripheralsPOR, WDTNumber of I/O5Program Memory Size3.5KB (2K x 14)Program Memory TypeOTPEEPROM Size- |  |
|---|--|
| Core Size8-BitSpeed10MHzConnectivity-PeripheralsPOR, WDTNumber of I/O5Program Memory Size3.5KB (2K x 14)Program Memory TypeOTPEEPROM Size-                                      |  |
| Speed10MHzConnectivity-PeripheralsPOR, WDTNumber of I/O5Program Memory Size3.5KB (2K x 14)Program Memory TypeOTPEEPROM Size-  |  |
| Connectivity-PeripheralsPOR, WDTNumber of I/O5Program Memory Size3.5KB (2K x 14)Program Memory TypeOTPEEPROM Size-  |  |
| PeripheralsPOR, WDTNumber of I/O5Program Memory Size3.5KB (2K x 14)Program Memory TypeOTPEEPROM Size-   |  |
| Number of I/O5Program Memory Size3.5KB (2K x 14)Program Memory TypeOTPEEPROM Size-  |  |
| Program Memory Size     3.5KB (2K x 14)       Program Memory Type     OTP       EEPROM Size     -   |  |
| Program Memory Type     OTP       EEPROM Size     -   |  |
| EEPROM Size -   |  |
|   |  |
|   |  |
| RAM Size 128 x 8  |  |
| Voltage - Supply (Vcc/Vdd) 3V ~ 5.5V  |  |
| Data Converters A/D 4x8b  |  |
| Oscillator Type Internal  |  |
| Operating Temperature -40°C ~ 125°C (TA)  |  |
| Mounting Type Through Hole  |  |
| Package / Case         8-DIP (0.300", 7.62mm)   |  |
| Supplier Device Package 8-PDIP  |  |
| Purchase URL https://www.e-xfl.com/product-detail/microchip-technology/pic12c672-10e-p  |  |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### **Table of Contents**

| 1.0   | General Description                              |
|-------|--|
| 2.0   | PIC12C67X Device Varieties                       |
| 3.0   | Architectural Overview                           |
|       | Memory Organization                              |
| 5.0   | I/O Port   |
| 6.0   | EEPROM Peripheral Operation                      |
| 7.0   | Timer0 Module                                    |
| 8.0   | Analog-to-Digital Converter (A/D) Module         |
| 9.0   | Special Features of the CPU                      |
|       | Instruction Set Summary                          |
| 11.0  | Development Support                              |
| 12.0  | Electrical Specifications                        |
| 13.0  | DC and AC Characteristics                        |
| 14.0  | Packaging Information 115                        |
| Appe  | ndix A:Compatibility                             |
| Appe  | ndix B:Code for Accessing EEPROM Data Memory 119 |
| Index |  |
| On-Li | ne Support                                       |
| Read  | ne Support                                       |
| PIC12 | 2C67X Product Identification System              |

#### To Our Valued Customers

#### **Most Current Data Sheet**

To automatically obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

#### http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number. e.g., DS30000A is version A of document DS30000.

#### New Customer Notification System

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.

#### Errata

An errata sheet may exist for current devices, describing minor operational differences (from the data sheet) and recommended workarounds. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (480) 786-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

#### **Corrections to this Data Sheet**

We constantly strive to improve the quality of all our products and documentation. We have spent a great deal of time to ensure that this document is correct. However, we realize that we may have missed a few things. If you find any information that is missing or appears in error, please:

- Fill out and mail in the reader response form in the back of this data sheet.
- E-mail us at webmaster@microchip.com.

We appreciate your assistance in making this a better document.

| Address              | Name   | Bit 7              | Bit 6              | Bit 5         | Bit 4        | Bit 3        | Bit 2           | Bit 1         | Bit 0       | Value on<br>Power-on<br>Reset | Value on<br>all other<br>Resets <sup>(3)</sup> |
|----------------------|--------|--------------------|--------------------|---------------|--------------|--------------|-----------------|---------------|-------------|-------------------------------|--|
| Bank 0               |        |                    |                    |               |              |              |                 |               |             |                               |  |
| 00h <sup>(1)</sup>   | INDF   | Addressing         | this location      | uses conten   | ts of FSR to | address dat  | a memory (n     | iot a physica | l register) | 0000 0000                     | 0000 0000                                      |
| 01h                  | TMR0   | Timer0 mod         | lule's registe     | r             |              |              |                 |               |             | xxxx xxxx                     | uuuu uuuu                                      |
| 02h <sup>(1)</sup>   | PCL    | Program Co         | ounter's (PC)      | Least Signif  | icant Byte   |              |                 |               |             | 0000 0000                     | 0000 0000                                      |
| 03h <sup>(1)</sup>   | STATUS | IRP <sup>(4)</sup> | RP1 <sup>(4)</sup> | RP0           | TO           | PD           | Z               | DC            | С           | 0001 1xxx                     | 000q quuu                                      |
| 04h <sup>(1)</sup>   | FSR    | Indirect data      | a memory ac        | ldress pointe | er           |              |                 |               |             | xxxx xxxx                     | uuuu uuuu                                      |
| 05h                  | GPIO   | SCL <sup>(5)</sup> | SDA <sup>(5)</sup> | GP5           | GP4          | GP3          | GP2             | GP1           | GP0         | 11xx xxxx                     | 11uu uuuu                                      |
| 06h                  | —      | Unimpleme          | nted               |               |              |              |                 |               |             | _                             | —  |
| 07h                  | _      | Unimpleme          | nted               |               |              |              |                 |               |             | _                             | _  |
| 08h                  | _      | Unimpleme          | nted               |               |              |              |                 |               |             | _                             | _  |
| 09h                  | —      | Unimpleme          | nted               |               |              |              |                 |               |             | _                             | —  |
| 0Ah <sup>(1,2)</sup> | PCLATH | _                  | _                  | _             | Write Buffer | for the uppe | er 5 bits of th | e Program C   | Counter     | 0 0000                        | 0 0000   |
| 0Bh <sup>(1)</sup>   | INTCON | GIE                | PEIE               | TOIE          | INTE         | GPIE         | TOIF            | INTF          | GPIF        | 0000 000x                     | 0000 000u                                      |
| 0Ch                  | PIR1   | -                  | ADIF               | _             | _            | —            | _               | —             | —           | -0                            | -0   |
| 0Dh                  | _      | Unimpleme          | nted               |               |              |              |                 |               |             | _                             | _  |
| 0Eh                  | —      | Unimpleme          | nted               |               |              |              |                 |               |             | _                             | —  |
| 0Fh                  | —      | Unimpleme          | nted               |               |              |              |                 |               |             | -                             | —  |
| 10h                  | —      | Unimpleme          | nted               |               |              |              |                 |               |             | —                             | —  |
| 11h                  | —      | Unimpleme          | nted               |               |              |              |                 |               |             | _                             | —  |
| 12h                  | _      | Unimpleme          | nted               |               |              |              |                 |               |             | _                             | —  |
| 13h                  | _      | Unimpleme          | nted               |               |              |              |                 |               |             | _                             | _  |
| 14h                  | _      | Unimpleme          | nted               |               |              |              |                 |               |             | _                             | _  |
| 15h                  | —      | Unimpleme          | nted               |               |              |              |                 |               |             | _                             | —  |
| 16h                  | _      | Unimpleme          | nted               |               |              |              |                 |               |             | _                             | _  |
| 17h                  | _      | Unimpleme          | nted               |               |              |              |                 |               |             | _                             | _  |
| 18h                  | _      | Unimpleme          | nted               |               |              |              |                 |               |             | _                             | —  |
| 19h                  | —      | Unimpleme          | nted               |               |              |              |                 |               |             | _                             | —  |
| 1Ah                  | —      | Unimpleme          | nted               |               |              |              |                 |               |             | _                             | —  |
| 1Bh                  |        | Unimpleme          | nted               |               |              |              |                 |               |             | _                             |  |
| 1Ch                  | —      | Unimpleme          | nted               |               |              |              |                 |               |             | _                             | —  |
| 1Dh                  | —      | Unimpleme          | nted               |               |              |              |                 |               |             | _                             | _  |
| 1Eh                  | ADRES  | A/D Result         | Register           |               |              |              |                 |               |             | xxxx xxxx                     | uuuu uuuu                                      |
| 1Fh                  | ADCON0 | ADCS1              | ADCS0              | reserved      | CHS1         | CHS0         | GO/DONE         | reserved      | ADON        | 0000 0000                     | 0000 0000                                      |

TABLE 4-1: PIC12C67X SPECIAL FUNCTION REGISTER SUMMARY

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented read as '0'. Shaded locations are unimplemented, read as '0'.

**Note 1:** These registers can be addressed from either bank.

2: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.

3: Other (non power-up) resets include external reset through MCLR and Watchdog Timer Reset.

4: The IRP and RP1 bits are reserved on the PIC12C67X; always maintain these bits clear.

5: The SCL (GP7) and SDA (GP6) bits are unimplemented on the PIC12C671/672 and read as '0'.

#### 4.2.2.1 STATUS REGISTER

The STATUS Register, shown in Register 4-1, contains the arithmetic status of the ALU, the RESET status and the bank select bits for data memory.

The STATUS Register can be the destination for any instruction, as with any other register. If the STATUS Register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS Register as destination may be different than intended.

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS Register as 000u uluu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS Register, because these instructions do not affect the Z, C or DC bits from the STATUS Register. For other instructions, not affecting any status bits, see the "Instruction Set Summary."

- Note 1: Bits IRP and RP1 (STATUS<7:6>) are not used by the PIC12C67X and should be maintained clear. Use of these bits as general purpose R/W bits is NOT recommended, since this may affect upward compatibility with future products.
  - 2: The C and DC bits operate as a borrow and digit borrow bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

|             | Reserved   | R/W-0  | R-1                            | R-1         | R/W-x  | R/W-x       | R/W-x     |   |
|-------------|--|--|--------------------------------|-------------|--|-------------|-----------|---|
| IRP<br>bit7 | RP1  | RP0  | TO                             | PD          | Z  | DC          | C<br>bit0 | R = Readable bit<br>W = Writable bit<br>U = Unimplemented bit,<br>read as '0'<br>- n = Value at POR reset |
| bit 7:      | 1 = Bank 2<br>0 = Bank (                         | 2, 3 (100h<br>), 1 (00h -                          | - 1FFh)<br>FFh)                |             | ndirect addr<br>this bit clea                  | -           |           |   |
| bit 6-5:    | 11 = Bank<br>10 = Bank<br>01 = Bank<br>00 = Bank | 3 (180h -<br>2 (100h -<br>1 (80h - F<br>0 (00h - 7 | 1FFh)<br>17Fh)<br>FFh)<br>7Fh) | ·           | ed for direct                                  |             | -         | clear.  |
| bit 4:      | <b>TO:</b> Time-<br>1 = After p<br>0 = A WD      | ower-up,   |                                | struction,  | or sleep ir                                    | struction   |           |   |
| bit 3:      | <b>PD:</b> Power<br>1 = After p<br>0 = By exe    | ower-up c  | or by the C                    |             |  |             |           |   |
| bit 2:      |  | sult of an   |                                |             | peration is z<br>peration is r                 |             |           |   |
| bit 1:      | 1 = A carry                                      | y-out from   | the 4th lo                     | w order bit | W, SUBLW, S<br>t of the resu<br>bit of the res | It occurred |           | r borrow the polarity is reversed)  |
| bit 0:      | 1 = A carry                                      | y-out from   | the most                       | significant | LW , SUBWF<br>bit of the re<br>nt bit of the   | sult occuri | red       |   |
| Note:       | ond ope  |  | rotate (RR                     |             |  |             |           | the two's complement of the sec-<br>either the high or low order bit of                                   |

#### **REGISTER 4-1:** STATUS REGISTER (ADDRESS 03h, 83h)


#### 4.2.2.3 INTCON REGISTER

The INTCON Register is a readable and writable register, which contains various enable and flag bits for the TMR0 Register overflow, GPIO port change and external GP2/INT pin interrupts. **Note:** Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>).

# REGISTER 4-3: INTCON REGISTER (ADDRESS 0Bh, 8Bh)

| R/W-0       | R/W-0                                      | R/W-0   | R/W-0       | R/W-0       | R/W-0                             | R/W-0       | R/W-x        |   |
|-------------|--|---|-------------|-------------|-----------------------------------|-------------|--------------|---|
| GIE<br>bit7 | PEIE                                       | TOIE  | INTE        | GPIE        | TOIF                              | INTF        | GPIF<br>bit0 | R = Readable bit<br>W = Writable bit<br>U = Unimplemented bit,<br>read as '0'<br>- n = Value at POR reset |
| bit 7:      | 1 = Enabl                                  | E: Global Interrupt Enable bit<br>= Enables all un-masked interrupts<br>= Disables all interrupts |             |             |                                   |             |              |   |
| bit 6:      | PEIE: Per<br>1 = Enabl<br>0 = Disab        | es all un-r   | nasked pe   | ripheral ir | iterrupts                         |             |              |   |
| bit 5:      | <b>TOIE:</b> TMI<br>1 = Enabl<br>0 = Disab | es the TM   | R0 interru  | ıpt         | bit                               |             |              |   |
| bit 4:      |  | es the ext  | ernal inter | rupt on GI  | P2/INT/T00<br>P2/INT/T00          |             |              |   |
| bit 3:      | <b>GPIE:</b> GP<br>1 = Enabl<br>0 = Disab  | es the GP   | IO Interru  | pt on Cha   | nge                               |             |              |   |
| bit 2:      | <b>TOIF:</b> TMR<br>1 = TMRC<br>0 = TMRC   | ) register h  | as overflo  | wed (mus    | t be cleare                       | d in softwa | re)          |   |
| bit 1:      |  | xternal int   | errupt on   | GP2/INT/1   | TOCKI/AN2<br>TOCKI/AN2            |             |              | e cleared in software)  |
| bit 0:      |  | GP1 or Gl   | P3 pins ch  | anged sta   | bit<br>ite (must be<br>ve changed |             | n software)  |   |

NOTES:



## FIGURE 5-1: BLOCK DIAGRAM OF GP0/AN0 AND GP1/AN1/VREF PIN





FIGURE 5-4: BLOCK DIAGRAM OF GP4/OSC2/AN3/CLKOUT PIN



## FIGURE 5-5: BLOCK DIAGRAM OF GP5/OSC1/CLKIN PIN

### 8.4 <u>A/D Conversions</u>

;

;

;

Example 8-2 shows how to perform an A/D conversion. The GPIO pins are configured as analog inputs. The analog reference (VREF) is the device VDD. The A/D interrupt is enabled and the A/D conversion clock is FRC. The conversion is performed on the GP0 channel.

| Note: | The GO/DONE bit should NOT be set in        |
|-------|---|
|       | the same instruction that turns on the A/D. |

Clearing the GO/DONE bit during a conversion will abort the current conversion. The ADRES register will NOT be updated with the partially completed A/D conversion sample. That is, the ADRES register will continue to contain the value of the last completed conversion (or the last value written to the ADRES register). After the A/D conversion is aborted, a 2TAD wait is required before the next acquisition is started. After this 2TAD wait, an acquisition is automatically started on the selected channel.

### EXAMPLE 8-2: DOING AN A/D CONVERSION

| BSF        | STATUS,   | RP0          | ;  | Select Page 1                                       |
|------------|-----------|--------------|----|---|
| CLRF       | ADCON1    |              | ;  | Configure A/D inputs                                |
| BSF        | PIE1,     | ADIE         | ;  | Enable A/D interrupts                               |
| BCF        | STATUS,   | RP0          | ;  | Select Page 0                                       |
| MOVLW      | 0xC1      |              | ;  | RC Clock, A/D is on, Channel 0 is selected          |
| MOVWF      | ADCON0    |              | ;  |   |
| BCF        | PIR1,     | ADIF         | ;  | Clear A/D interrupt flag bit                        |
| BSF        | INTCON,   | PEIE         | ;  | Enable peripheral interrupts                        |
| BSF        | INTCON,   | GIE          | ;  | Enable all interrupts                               |
|            |           |              |    |   |
| Ensure tha | at the re | equired samp | li | ng time for the selected input channel has elapsed. |

Then the conversion may be started.

| BSF | ADCON0, GO | ; Start A/D Conversion                             |
|-----|------------|--|
| :   |            | ; The ADIF bit will be set and the GO/DONE bit     |
| :   |            | ; is cleared upon completion of the A/D Conversion |

#### 9.4 <u>Power-on Reset (POR), Power-up</u> <u>Timer (PWRT) and Oscillator Start-up</u> <u>Timer (OST)</u>

#### 9.4.1 POWER-ON RESET (POR)

The on-chip POR circuit holds the chip in reset until VDD has reached a high enough level for proper operation. To take advantage of the POR, just tie the MCLR pin through a resistor to VDD. This will eliminate external RC components usually needed to create a Poweron Reset. A maximum rise time for VDD is specified. See Electrical Specifications for details.

When the device starts normal operation (exits the reset condition), device operating parameters (voltage, frequency, temperature, ...) must be met to ensure operation. If these conditions are not met, the device must be held in reset until the operating conditions are met.

For additional information, refer to Application Note AN607, "*Power-up Trouble Shooting.*"

#### 9.4.2 POWER-UP TIMER (PWRT)

The Power-up Timer provides a fixed 72 ms nominal time-out on power-up only, from the POR. The Power-up Timer operates on an internal RC oscillator. The chip is kept in reset as long as the PWRT is active. The PWRT's time delay allows VDD to rise to an acceptable level. A configuration bit is provided to enable/disable the PWRT.

The power-up time delay will vary from chip to chip due to VDD, temperature and process variation. See Table 11-4.

#### 9.4.3 OSCILLATOR START-UP TIMER (OST)

The Oscillator Start-up Timer (OST) provides 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over. This ensures that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP and HS modes and only on Power-on Reset or wake-up from SLEEP.

#### 9.4.4 TIME-OUT SEQUENCE

On power-up, the Time-out Sequence is as follows: first, PWRT time-out is invoked after the POR time delay has expired; then, OST is activated. The total time-out will vary, based on oscillator configuration and the status of the PWRT. For example, in RC mode with the PWRT disabled, there will be no time-out at all. Figure 9-7, Figure 9-8, and Figure 9-9 depict time-out sequences on power-up.

Since the time-outs occur from the POR pulse, if  $\overline{\text{MCLR}}$  is kept low long enough, the time-outs will expire. Then bringing  $\overline{\text{MCLR}}$  high will begin execution immediately (Figure 9-9). This is useful for testing purposes or to synchronize more than one PIC12C67X device operating in parallel.

# 9.4.5 POWER CONTROL (PCON)/STATUS REGISTER

The Power Control/Status Register, PCON (address 8Eh), has one bit. See Register 4-6 for register.

Bit1 is POR (Power-on Reset). It is cleared on a Poweron Reset and is unaffected otherwise. The user sets this bit following a Power-on Reset. On subsequent resets, if POR is '0', it will indicate that a Power-on Reset must have occurred.

| <b>Oscillator Configuration</b> | Power            | r-up      | Wake-up from SLEEP |
|---------------------------------|------------------|-----------|--------------------|
|                                 | <b>PWRTE</b> = 0 | PWRTE = 1 |                    |
| XT, HS, LP                      | 72 ms + 1024Tosc | 1024Tosc  | 1024Tosc           |
| INTRC, EXTRC                    | 72 ms            | _         | —                  |

## TABLE 9-4: TIME-OUT IN VARIOUS SITUATIONS

#### TABLE 9-5: STATUS/PCON BITS AND THEIR SIGNIFICANCE

| POR | то | PD |   |
|-----|----|----|---|
| 0   | 1  | 1  | Power-on Reset  |
| 0   | 0  | х  | Illegal, TO is set on POR                               |
| 0   | x  | 0  | Illegal, PD is set on POR                               |
| 1   | 0  | u  | WDT Reset   |
| 1   | 0  | 0  | WDT Wake-up   |
| 1   | u  | u  | MCLR Reset during normal operation                      |
| 1   | 1  | 0  | MCLR Reset during SLEEP or interrupt wake-up from SLEEP |

Legend: u = unchanged, x = unknown.

| CLRWDT           | Clear Watchdog Timer   |
|------------------|--|
| Syntax:          | [label] CLRWDT   |
| Operands:        | None   |
| Operation:       | $\begin{array}{l} 00h \rightarrow WDT \\ 0 \rightarrow \underline{WD}T \text{ prescaler,} \\ 1 \rightarrow \underline{TO} \\ 1 \rightarrow PD \end{array}$ |
| Status Affected: | TO, PD   |
| Encoding:        | 00 0000 0110 0100  |
| Description:     | CLRWDT instruction resets the<br>Watchdog Timer. It also resets the<br><u>prescaler of</u> the WDT. Status bits<br>TO and PD are set.                      |
| Words:           | 1  |
| Cycles:          | 1  |
| Example          | CLRWDT   |
|                  | Before Instruction<br>WDT counter = ?  |
|                  | After Instruction<br>WDT counter = 0x00<br>WDT prescaler= 0<br>TO = 1<br>PD = 1  |
| COMF             | Complement f   |
| Syntax:          | [label] COMF f,d   |
| Operands:        | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$  |
| Operation:       | $(\overline{f}) \rightarrow (dest)$  |
| Status Affected: | Z  |
| Encoding:        | 00 1001 dfff ffff  |
| Description:     | The contents of register 'f' are<br>complemented. If 'd' is 0, the<br>result is stored in W. If 'd' is 1, the<br>result is stored back in register 'f'.    |
| Words:           | 1  |
| Cycles:          | 1  |
|                  |  |
| Example          | COMF REG1,0  |

| DECF   | Decrement f  |
|--|--|
| Syntax:  | [label] DECF f,d   |
| Operands:  | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$  |
| Operation:   | (f) - 1 $\rightarrow$ (dest)   |
| Status Affected:   | Z  |
| Encoding:  | 00 0011 dfff ffff  |
| Description:   | Decrement register 'f'. If 'd' is 0,<br>the result is stored in the W regis-<br>ter. If 'd' is 1, the result is stored<br>back in register 'f'.  |
| Words:   | 1  |
| Cycles:  | 1  |
| Example  | decf cnt, <b>1</b>   |
|  | Before Instruction<br>CNT = 0x01   |
|  | Z = 0<br>After Instruction   |
|  | CNT = 0x00<br>Z = 1  |
|  | <u> </u>   |
|  |  |
|  |  |
| DECFSZ   | Decrement f, Skip if 0   |
| Syntax:  | [label] DECFSZ f,d   |
|  |  |
| Operands:  | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$  |
| Operands:<br>Operation:  |  |
|  | d ∈ [0,1]  |
| Operation:   | $d \in [0,1]$ (f) - 1 $\rightarrow$ (dest); skip if result = 0<br>None<br>00 1011 dfff ffff  |
| Operation:<br>Status Affected:   | $d \in [0,1]$<br>(f) - 1 $\rightarrow$ (dest); skip if result = 0<br>None  |
| Operation:<br>Status Affected:<br>Encoding:                                      | $            d \in [0,1] $ (f) - 1 $\rightarrow$ (dest); skip if result = 0<br>None  |
| Operation:<br>Status Affected:<br>Encoding:<br>Description:                      | $d \in [0,1]$ (f) - 1 $\rightarrow$ (dest); skip if result = 0<br>None<br>$\boxed{00  1011  dfff  ffff}$ The contents of register 'f' are<br>decremented. If 'd' is 0, the result<br>is placed in the W register. If 'd' is<br>1, the result is placed back in reg-<br>ister 'f'.<br>If the result is 0, the next instruc-<br>tion, which is already fetched, is<br>discarded. A NOP is executed<br>instead making it a two cycle<br>instruction.                                    |
| Operation:<br>Status Affected:<br>Encoding:<br>Description:<br>Words:            | $d \in [0,1]$ (f) - 1 $\rightarrow$ (dest); skip if result = 0<br>None<br>$\boxed{00  1011  dfff  ffff}$ The contents of register 'f' are<br>decremented. If 'd' is 0, the result<br>is placed in the W register. If 'd' is<br>1, the result is placed back in reg-<br>ister 'f'.<br>If the result is 0, the next instruc-<br>tion, which is already fetched, is<br>discarded. A NOP is executed<br>instead making it a two cycle<br>instruction.<br>1<br>1(2)<br>HERE DECFSZ CNT, 1 |
| Operation:<br>Status Affected:<br>Encoding:<br>Description:<br>Words:<br>Cycles: | $d \in [0,1]$<br>(f) - 1 $\rightarrow$ (dest); skip if result = 0<br>None<br>$\boxed{00  1011  dfff  ffff}$<br>The contents of register 'f' are<br>decremented. If 'd' is 0, the result<br>is placed in the W register. If 'd' is<br>1, the result is placed back in reg-<br>ister 'f'.<br>If the result is 0, the next instruc-<br>tion, which is already fetched, is<br>discarded. A NOP is executed<br>instead making it a two cycle<br>instruction.<br>1<br>1(2)                 |
| Operation:<br>Status Affected:<br>Encoding:<br>Description:<br>Words:<br>Cycles: |  |

| SWAPF            | Swap Nibbles in f  |           |      |            |  |  |  |
|------------------|--|-----------|------|------------|--|--|--|
| Syntax:          | [label]  | SWAPF     | f,d  |            |  |  |  |
| Operands:        | $\begin{array}{l} 0 \leq f \leq 12 \\ d \in [0,1] \end{array}$   | 27        |      |            |  |  |  |
| Operation:       | (f<3:0>) -<br>(f<7:4>) -   |           |      |            |  |  |  |
| Status Affected: | None   |           |      |            |  |  |  |
| Encoding:        | 00   | 1110      | dfff | ffff       |  |  |  |
| Description:     | The upper and lower nibbles of register 'f' are exchanged. If 'd' is 0, the result is placed in W register. If 'd' is 1, the result is placed in register 'f'. |           |      |            |  |  |  |
| Words:           | 1  |           |      |            |  |  |  |
| Cycles:          | 1  |           |      |            |  |  |  |
| Example          | SWAPF  | REG,      | 0    |            |  |  |  |
|                  | Before In  | struction |      |            |  |  |  |
|                  |  | REG1      | = 0  | xA5        |  |  |  |
|                  | After Instruction  |           |      |            |  |  |  |
|                  |  | REG1<br>W | -    | xA5<br>x5A |  |  |  |

| XORLW            | Exclusive OR Literal with W  |  |  |  |  |  |  |  |
|------------------|--|--|--|--|--|--|--|--|
| Syntax:          | [ <i>label</i> ] XORLW k   |  |  |  |  |  |  |  |
| Operands:        | $0 \le k \le 255$  |  |  |  |  |  |  |  |
| Operation:       | (W) .XOR. $k \rightarrow (W)$  |  |  |  |  |  |  |  |
| Status Affected: | Z  |  |  |  |  |  |  |  |
| Encoding:        | 11 1010 kkkk kkkk  |  |  |  |  |  |  |  |
| Description:     | The contents of the W register<br>are XOR'ed with the eight bit lit-<br>eral 'k'. The result is placed in the<br>W register. |  |  |  |  |  |  |  |
| Words:           | 1  |  |  |  |  |  |  |  |
| Cycles:          | 1  |  |  |  |  |  |  |  |
| Example:         | XORLW 0xAF   |  |  |  |  |  |  |  |
|                  | Before Instruction   |  |  |  |  |  |  |  |
|                  | W = 0xB5   |  |  |  |  |  |  |  |
|                  | After Instruction  |  |  |  |  |  |  |  |
|                  | W = 0x1A   |  |  |  |  |  |  |  |

| TRIS             | Load TRIS Register   |                                    |                                       |                 |  |  |  |
|------------------|--|------------------------------------|---------------------------------------|-----------------|--|--|--|
| Syntax:          | [label]  | TRIS                               | f                                     |                 |  |  |  |
| Operands:        | $5 \le f \le 7$  |                                    |                                       |                 |  |  |  |
| Operation:       | $(W) \rightarrow TF$   | RIS regis                          | ster f;                               |                 |  |  |  |
| Status Affected: | None   |                                    |                                       |                 |  |  |  |
| Encoding:        | 00   | 0000                               | 0110                                  | Offf            |  |  |  |
| Description:     | The instructed complexity of the instructed complexity of the instruction of the instruct | patibility<br>X produc<br>are read | / with the<br>cts. Since<br>lable and | e TRIS<br>writ- |  |  |  |
| Words:           | 1  |                                    |                                       |                 |  |  |  |
| Cycles:          | 1  |                                    |                                       |                 |  |  |  |
| Example          |  |                                    |                                       |                 |  |  |  |
|                  | To maintain upward compatibility<br>with future PIC12C67X products,<br>do not use this instruction.  |                                    |                                       |                 |  |  |  |

| XORWF            | Exclusive OR W with f   |               |        |            |      |  |  |
|------------------|---|---------------|--------|------------|------|--|--|
| Syntax:          | [ label ]   | XORWF         | f,d    |            |      |  |  |
| Operands:        | $0 \le f \le 127$<br>$d \in [0,1]$  |               |        |            |      |  |  |
| Operation:       | (W) .XOF  | $R.\;(f)\to($ | dest)  |            |      |  |  |
| Status Affected: | Z   |               |        |            |      |  |  |
| Encoding:        | 0 0   | 0110          | dff:   | f          | ffff |  |  |
| Description:     | Exclusive OR the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'. |               |        |            |      |  |  |
| Words:           | 1   |               |        |            |      |  |  |
| Cycles:          | 1   |               |        |            |      |  |  |
| Example          | XORWF   | REG           | 1      |            |      |  |  |
|                  | Before In   | struction     | 1      |            |      |  |  |
|                  |   | REG<br>W      | =<br>= | 0x/<br>0xl |      |  |  |
|                  | After Inst  | ruction       |        |            |      |  |  |
|                  |   | REG<br>W      | =<br>= | 0x<br>0xl  |      |  |  |

MPLIB is a librarian for pre-compiled code to be used with MPLINK. When a routine from a library is called from another source file, only the modules that contains that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications. MPLIB manages the creation and modification of library files.

MPLINK features include:

- MPLINK works with MPASM and MPLAB-C17 and MPLAB-C18.
- MPLINK allows all memory areas to be defined as sections to provide link-time flexibility.

MPLIB features include:

- MPLIB makes linking easier because single libraries can be included instead of many smaller files.
- MPLIB helps keep code maintainable by grouping related modules together.
- MPLIB commands allow libraries to be created and modules to be added, listed, replaced, deleted, or extracted.

## 11.5 MPLAB-SIM Software Simulator

The MPLAB-SIM Software Simulator allows code development in a PC host environment by simulating the PIC series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file or user-defined key press to any of the pins. The execution can be performed in single step, execute until break, or trace mode.

MPLAB-SIM fully supports symbolic debugging using MPLAB-C17 and MPLAB-C18 and MPASM. The Software Simulator offers the flexibility to develop and debug code outside of the laboratory environment making it an excellent multi-project software development tool.

#### 11.6 <u>MPLAB-ICE High Performance</u> <u>Universal In-Circuit Emulator with</u> <u>MPLAB IDE</u>

The MPLAB-ICE Universal In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PIC microcontrollers (MCUs). Software control of MPLAB-ICE is provided by the MPLAB Integrated Development Environment (IDE), which allows editing, "make" and download, and source debugging from a single environment.

Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB-ICE allows expansion to support new PIC microcontrollers.

The MPLAB-ICE Emulator System has been designed as a real-time emulation system with advanced features that are generally found on more expensive development tools. The PC platform and Microsoft<sup>®</sup> Windows 3.x/95/98 environment were chosen to best make these features available to you, the end user.

MPLAB-ICE 2000 is a full-featured emulator system with enhanced trace, trigger, and data monitoring features. Both systems use the same processor modules and will operate across the full operating speed range of the PIC MCU.

## 11.7 PICMASTER/PICMASTER CE

The PICMASTER system from Microchip Technology is a full-featured, professional quality emulator system. This flexible in-circuit emulator provides a high-quality, universal platform for emulating Microchip 8-bit PIC microcontrollers (MCUs). PICMASTER systems are sold worldwide, with a CE compliant model available for European Union (EU) countries.

## 11.8 <u>ICEPIC</u>

ICEPIC is a low-cost in-circuit emulation solution for the Microchip Technology PIC16C5X, PIC16C6X, PIC16C7X, and PIC16CXXX families of 8-bit one-timeprogrammable (OTP) microcontrollers. The modular system can support different subsets of PIC16C5X or PIC16CXXX products through the use of interchangeable personality modules or daughter boards. The emulator is capable of emulating without target application circuitry being present.

## 11.9 MPLAB-ICD In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB-ICD, is a powerful, low-cost run-time development tool. This tool is based on the flash PIC16F877 and can be used to develop for this and other PIC microcontrollers from the PIC16CXXX family. MPLAB-ICD utilizes the In-Circuit Debugging capability built into the PIC16F87X. This feature, along with Microchip's In-Circuit Serial Programming protocol, offers cost-effective in-circuit flash programming and debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by watching variables, single-stepping and setting break points. Running at full speed enables testing hardware in real-time. The MPLAB-ICD is also a programmer for the flash PIC16F87X family.

## 11.10 PRO MATE II Universal Programmer

The PRO MATE II Universal Programmer is a full-featured programmer capable of operating in stand-alone mode as well as PC-hosted mode. PRO MATE II is CE compliant.

The PRO MATE II has programmable VDD and VPP supplies which allows it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for instructions and error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In

and test the sample code. In addition, PICDEM-17 supports down-loading of programs to and executing out of external FLASH memory on board. The PICDEM-17 is also usable with the MPLAB-ICE or PICMASTER emulator, and all of the sample programs can be run and modified using either emulator. Additionally, a generous prototype area is available for user hardware.

### 11.17 <u>SEEVAL Evaluation and Programming</u> <u>System</u>

The SEEVAL SEEPROM Designer's Kit supports all Microchip 2-wire and 3-wire Serial EEPROMs. The kit includes everything necessary to read, write, erase or program special features of any Microchip SEEPROM product including Smart Serials<sup>™</sup> and secure serials. The Total Endurance<sup>™</sup> Disk is included to aid in tradeoff analysis and reliability calculations. The total kit can significantly reduce time-to-market and result in an optimized system.

## 11.18 <u>KEELOQ Evaluation and</u> <u>Programming Tools</u>

KEELOQ evaluation and programming tools support Microchips HCS Secure Data Products. The HCS evaluation kit includes an LCD display to show changing codes, a decoder to decode transmissions, and a programming interface to program test transmitters.

#### Standard Operating Conditions (unless otherwise specified)

#### Operating temperature

#### DC CHARACTERISTICS

 $0^{\circ}C \leq TA \leq +70^{\circ}C$  (commercial)  $-40^{\circ}C \le TA \le +85^{\circ}C$  (industrial)  $-40^{\circ}C \le TA \le +125^{\circ}C$  (extended)

Operating voltage VDD range as described in DC spec Section 12.1 and Section 12.2.

| Param | Characteristic                             | Sym   | Min       | Typ† | Max | Units | Conditions  |  |  |  |
|-------|--|-------|-----------|------|-----|-------|---|--|--|--|
| No.   |  |       |           |      |     |       |   |  |  |  |
|       | Output High Voltage                        |       |           |      |     |       |   |  |  |  |
| D090  | I/O ports (Note 3)                         | Voн   | Vdd - 0.7 | —    | —   | V     | IOH = -3.0 mA, VDD = 4.5V,<br>–40°С to +85°С                  |  |  |  |
| D090A |  |       | Vdd - 0.7 | —    | —   | V     | IOH = -2.5 mA, VDD = 4.5V,<br>−40°C to +125°C                 |  |  |  |
| D092  | OSC2/CLKOUT                                |       | Vdd - 0.7 | —    | —   | V     | ІОн = 1.3 mA, VDD = 4.5V,<br>−40°C to +85°C                   |  |  |  |
| D092A |  |       | Vdd - 0.7 | —    | —   | V     | ІОн = 1.0 mA, VDD = 4.5V,<br>−40°C to +125°C                  |  |  |  |
|       | Capacitive Loading Specs on<br>Output Pins |       |           |      |     |       |   |  |  |  |
| D100  | OSC2 pin                                   | Cosc2 | _         | —    | 15  | pF    | In XT and LP modes when external clock is used to drive OSC1. |  |  |  |
| D101  | All I/O pins                               | Сю    | —         | —    | 50  | pF    |   |  |  |  |

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not t tested.

Note 1: In EXTRC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC12C67X be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.


3: Negative current is defined as coming out of the pin.

4: Does not include GP3. For GP3 see parameters D061 and D061A.

5: This spec. applies to GP3/MCLR configured as external MCLR and GP3/MCLR configured as input with internal pull-up enabled.

6: This spec. applies when GP3/MCLR is configured as an input with pull-up disabled. The leakage current of the MCLR circuit is higher than the standard I/O logic.

## FIGURE 12-6: CLKOUT AND I/O TIMING



### TABLE 12-3: CLKOUT AND I/O TIMING REQUIREMENTS

| Param<br>No. | Sym      | Characteristic                                 | Min                 | Тур† | Мах | Units       | Conditions |        |
|--------------|----------|--|---------------------|------|-----|-------------|------------|--------|
| 10*          | TosH2ckL | OSC1↑ to CLKOUT↓                               | _                   | 75   | 200 | ns          | Note 1     |        |
| 11*          | TosH2ckH | OSC1↑ to CLKOUT↑                               |                     | _    | 75  | 200         | ns         | Note 1 |
| 12*          | TckR     | CLKOUT rise time                               |                     | _    | 35  | 100         | ns         | Note 1 |
| 13*          | TckF     | CLKOUT fall time                               |                     | —    | 35  | 100         | ns         | Note 1 |
| 14*          | TckL2ioV | CLKOUT $\downarrow$ to Port out valid          |                     | —    | _   | 0.5TCY + 20 | ns         | Note 1 |
| 15*          | TioV2ckH | Port in valid before CLKOU                     | Tosc + 200          | _    | —   | ns          | Note 1     |        |
| 16*          | TckH2iol | Port in hold after CLKOUT ↑                    |                     | 0    | _   | —           | ns         | Note 1 |
| 17*          | TosH2ioV | OSC1↑ (Q1 cycle) to Port out valid             |                     | —    | 50  | 150         | ns         |        |
| 18*          | TosH2iol | OSC1↑ (Q2 cycle) to Port                       | PIC12 <b>C</b> 67X  | 100  | _   | —           | ns         |        |
| 18A*         |          | input invalid (I/O in hold time)               | PIC12 <b>LC</b> 67X | 200  | _   | —           | ns         |        |
| 19*          | TioV2osH | Port input valid to OSC1 <sup>↑</sup> (I time) | /O in setup         | 0    | _   | —           | ns         |        |
| 20*          | TioR     | Port output rise time                          | PIC12 <b>C</b> 67X  | —    | 10  | 40          | ns         |        |
| 20A*         |          |  | PIC12 <b>LC</b> 67X | _    |     | 80          | ns         |        |
| 21*          | TioF     | Port output fall time                          | PIC12 <b>C</b> 67X  | _    | 10  | 40          | ns         |        |
| 21A*         |          |  | PIC12 <b>LC</b> 67X | —    | _   | 80          | ns         |        |
| 22††*        | Tinp     | GP2/INT pin high or low tim                    | ie                  | Тсү  | _   | —           | ns         |        |
| 23††*        | Trbp     | GP0/GP1/GP3 change INT time                    | high or low         | Тсү  | —   | —           | ns         |        |


\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

t These parameters are asynchronous events not related to any internal clock edge.

Note 1: Measurements are taken in EXTRC and INTRC modes where CLKOUT output is 4 x Tosc.

#### FIGURE 12-8: TIMER0 CLOCK TIMINGS



### TABLE 12-5: TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

| Param<br>No. | Sym       | Characteris                                       | Characteristic |   | Тур† | Max       | Units | Conditions                            |
|--------------|-----------|---|----------------|---|------|-----------|-------|---------------------------------------|
| 40*          | Tt0H      | T0CKI High Pulse Width                            | No Prescaler   | 0.5TCY + 20                               | —    | —         | ns    | Must also meet                        |
|              |           |   | With Prescaler | 10  | —    | —         | ns    | parameter 42                          |
| 41*          | Tt0L      | T0CKI Low Pulse Width                             | No Prescaler   | 0.5TCY + 20                               | -    | _         | ns    | Must also meet                        |
|              |           |   | With Prescaler | 10  | -    | _         | ns    | parameter 42                          |
| 42*          | Tt0P      | T0CKI Period                                      | No Prescaler   | TCY + 40                                  | —    | _         | ns    |                                       |
|              |           |   | With Prescaler | Greater of:<br>20 or <u>Tcy + 40</u><br>N | _    | —         | ns    | N = prescale<br>value (2, 4,,<br>256) |
| 48           | TCKE2tmr1 | Delay from external clock edge to timer increment |                | 2Tosc                                     | _    | 7Tos<br>c |       |                                       |

\* These parameters are characterized but not tested.


† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

## TABLE 12-6: GPIO PULL-UP RESISTOR RANGES

| VDD (Volts) | Temperature (°C) | Min  | Тур       | Max  | Units |
|-------------|------------------|------|-----------|------|-------|
|             |                  | GP0/ | /GP1      |      |       |
| 2.5         | -40              | 38K  | 42K 63K   |      | Ω     |
|             | 25               | 42K  | 48K       | 63K  | Ω     |
|             | 85               | 42K  | 49K       | 63K  | Ω     |
|             | 125              | 50K  | 55K       | 63K  | Ω     |
| 5.5         | -40              | 15K  | 17K       | 20K  | Ω     |
|             | 25               | 18K  | 20K       | 23K  | Ω     |
|             | 85               | 19K  | 22K       | 25K  | Ω     |
|             | 125              | 22K  | 24K       | 28K  | Ω     |
|             |                  | GI   | 23        |      |       |
| 2.5         | -40              | 285K | 346K      | 417K | Ω     |
|             | 25               | 343K | 414K      | 532K | Ω     |
|             | 85               | 368K | 457K      | 532K | Ω     |
|             | 125              | 431K | 504K      | 593K | Ω     |
| 5.5         | -40              | 247K | 292K 360K |      | Ω     |
|             | 25               | 288K | 341K      | 437K | Ω     |
|             | 85               | 306K | 371K      | 448K | Ω     |
|             | 125              | 351K | 407K      | 500K | Ω     |

\* These parameters are characterized but not tested.

#### FIGURE 12-9: A/D CONVERSION TIMING



| Param<br>No. | Sym  | Characteristic                         |                           | Min    | Тур†     | Max | Units | Conditions  |
|--------------|------|--|---------------------------|--------|----------|-----|-------|---|
| 130 Tad      |      | A/D clock period                       | PIC12 <b>C</b> 67X        | 1.6    | _        |     | μS    | Tosc based, VREF $\geq 3.0V$  |
|              |      |  | PIC12 <b>LC</b> 67X       | 2.0    | _        | _   | μS    | TOSC based, VREF full range   |
|              |      |  | PIC12 <b>C</b> 67X        | 2.0    | 4.0      | 6.0 | μS    | A/D RC Mode   |
|              |      |  | PIC12 <b>LC</b> 67X       | 3.0    | 6.0      | 9.0 | μS    | A/D RC Mode   |
| 131          | TCNV | Conversion time (not in time) (Note 1) | cluding S/H               | 11     | —        | 11  | Tad   |   |
| 132          | TACQ | Acquisition time                       |                           | Note 2 | 20       |     | μS    |   |
|              |      |  |                           | 5*     | _        | _   | μS    | The minimum time is the<br>amplifier setting time. This<br>may be used if the "new"<br>input voltage has not<br>changed by more than 1 LSt<br>(i.e., 20.0 mV @ 5.12V) from<br>the last sampled voltage (as<br>stated on CHOLD). |
| 134          | TGO  | Q4 to A/D clock start                  |                           |        | Tosc/2 § |     |       | If the A/D clock source is<br>selected as RC, a time of<br>TCY is added before the A/D<br>clock starts. This allows the<br>SLEEP instruction to be exe<br>cuted.  |
| 135          | Tswc | Switching from convert                 | $\rightarrow$ sample time | 1.5 §  |          | _   | TAD   |   |

These parameters are characterized but not tested.

t Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

This specification ensured by design. §

Note 1: ADRES register may be read on the following TCY cycle.

2: See Section 8.1 for min. conditions.

NOTES:

# THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

# CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

# **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support