

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	5
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 4x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	8-SOIC (0.209", 5.30mm Width)
Supplier Device Package	8-SOIJ
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic12c672t-04i-sm

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.1 Clocking Scheme/Instruction Cycle

The clock input (from OSC1) is internally divided by four to generate four non-overlapping quadrature clocks, namely Q1, Q2, Q3 and Q4. Internally, the program counter (PC) is incremented every Q1, and the instruction is fetched from the program memory and latched into the instruction register in Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in Figure 3-2.

3.2 Instruction Flow/Pipelining

An "Instruction Cycle" consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle, while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (i.e., GOTO), then two cycles are required to complete the instruction (Example 3-1).

A fetch cycle begins with the program counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the "Instruction Register" (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3, and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).





FIGURE 3-2: CLOCK/INSTRUCTION CYCLE

EXAMPLE 3-1: INSTRUCTION PIPELINE FLOW



5.0 I/O PORT

As with any other register, the I/O register can be written and read under program control. However, read instructions (i.e., MOVF GPIO, W) always read the I/O pins independent of the pin's input/output modes. On RESET, all I/O ports are defined as input (inputs are at hi-impedance), since the I/O control registers are all set.

5.1 <u>GPIO</u>

GPIO is an 8-bit I/O register. Only the low order 6 bits are used (GP<5:0>). Bits 6 and 7 (SDA and SCL. respectively) are used by the EEPROM peripheral on the PIC12CE673/674. Refer to Section 6.0 and Appendix B for use of SDA and SCL. Please note that GP3 is an input only pin. The configuration word can set several I/O's to alternate functions. When acting as alternate functions, the pins will read as '0' during port read. Pins GP0, GP1 and GP3 can be configured with weak pull-ups and also with interrupt-on-change. The interrupt on change and weak pull-up functions are not pin selectable. If pin 4, (GP3), is configured as MCLR, a weak pull-up is always on. Interrupt-on-change for this pin is not set and GP3 will read as '0'. Interrupt-onchange is enabled by setting bit GPIE, INTCON<3>. Note that external oscillator use overrides the GPIO functions on GP4 and GP5.

5.2 TRIS Register

This register controls the data direction for GPIO. A '1' from a TRIS Register bit puts the corresponding output driver in a hi-impedance mode. A '0' puts the contents of the output data latch on the selected pins, enabling the output buffer. The exceptions are GP3, which is input only and its TRIS bit will always read as '1', while GP6 and GP7 TRIS bits will read as '0'.

Note:	A read of the ports reads the pins, not the
	output data latches. That is, if an output
	driver on a pin is enabled and driven high,
	but the external system is holding it low, a
	read of the port will indicate that the pin is
	low.

Upon reset, the TRIS Register is all '1's, making all pins inputs.

TRIS for pins GP4 and GP5 is forced to a '1' where appropriate. Writes to TRIS <5:4> will have an effect in EXTRC and INTRC oscillator modes only. When GP4 is configured as CLKOUT, changes to TRIS<4> will have no effect.

5.3 I/O Interfacing

The equivalent circuit for an I/O port pin is shown in Figure 5-1 through Figure 5-5. All port pins, except GP3, which is input only, may be used for both input and output operations. For input operations, these ports are non-latching. Any input must be present until read by an input instruction (i.e., MOVF GPIO, W). The outputs are latched and remain unchanged until the output latch is rewritten. To use a port pin as output, the corresponding direction control bit in TRIS must be cleared (= 0). For use as an input, the corresponding TRIS bit must be set. Any I/O pin (except GP3) can be programmed individually as input or output.

Port pins GP6 (SDA) and GP7 (SCL) are used for the serial EEPROM interface on the PIC12CE673/674. These port pins are not available externally on the package. Users should avoid writing to pins GP6 (SDA) and GP7 (SCL) when not communicating with the serial EEPROM memory. Please see Section 6.0, EEPROM Peripheral Operation, for information on serial EEPROM communication.

Note: On a Power-on Reset, GP0, GP1, GP2 and GP4 are configured as analog inputs and read as '0'.




FIGURE 5-2: BLOCK DIAGRAM OF GP2/T0CKI/AN2/INT PIN

PIC12C67X







FIGURE 7-4: TIMER0 INTERRUPT TIMING



7.2 Using Timer0 with an External Clock

When an external clock input is used for Timer0, it must meet certain requirements. The requirements ensure the external clock can be synchronized with the internal phase clock (Tosc). Also, there is a delay in the actual incrementing of Timer0 after synchronization.

7.2.1 EXTERNAL CLOCK SYNCHRONIZATION

When no prescaler is used, the external clock input is used as the clock source. The synchronization of TOCKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks (Figure 7-5). Therefore, it is necessary for TOCKI to be high for at least 2Tosc (and a small RC delay of 20 ns) and low for at least 2Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device.

When a prescaler is used, the external clock input is divided by the asynchronous ripple-counter type pres-

caler, so that the prescaler output is symmetrical. For the external clock to meet the sampling requirement, the ripple-counter must be taken into account. Therefore, it is necessary for T0CKI to have a period of at least 4Tosc (and a small RC delay of 40 ns) divided by the prescaler value. The only requirement on T0CKI high and low time is that they do not violate the minimum pulse width requirement of 10 ns. Refer to parameters 40, 41 and 42 in the electrical specification of the desired device.

7.2.2 TMR0 INCREMENT DELAY

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the Timer0 module is actually incremented. Figure 7-5 shows the delay from the external clock edge to the timer incrementing.




FIGURE 7-5: TIMER0 TIMING WITH EXTERNAL CLOCK

7.3.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control, (i.e., it can be changed "on-the-fly" during program execution).

Note: To avoid an unintended device RESET, the following instruction sequence (shown in Example 7-1) must be executed when changing the prescaler assignment from Timer0 to the WDT. This sequence must be followed even if the WDT is disabled.

EXAMPLE 7-1: CHANGING PRESCALER (TIMER0 \rightarrow WDT)

BCF	STATUS, RPO	;Bank 0
CLRF	TMR0	;Clear TMR0 & Prescaler
BSF	STATUS, RPO	;Bank 1
CLRWDT		;Clears WDT
MOVLW	b'xxxx1xxx'	;Select new prescale
MOVWF	OPTION_REG	;value & WDT
BCF	STATUS, RPO	;Bank 0

To change prescaler from the WDT to the Timer0 module, use the sequence shown in Example 7-2.

EXAMPLE 7-2: CHANGING PRESCALER (WDT \rightarrow TIMER0)


CLRWDT		;Clear WDT and
		;prescaler
BSF	STATUS, RPO	;Bank 1
MOVLW	b'xxxx0xxx'	;Select TMR0, new
		;prescale value and
MOVWF	OPTION_REG	;clock source
BCF	STATUS, RPO	;Bank 0

TABLE 7-1:REGISTERS ASSOCIATED WITH TIMER0

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on all other Resets
01h	TMR0	Timer0 module's register							xxxx xxxx	uuuu uuuu	
0Bh/8Bh	INTCON	GIE	PEIE	TOIE	INTE	GPIE	TOIF	INTF	GPIF	0000 000x	0000 000u
81h	OPTION	GPPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
85h	TRIS	_		TRIS5	TRIS4	TRIS3	TRIS2	TRIS1	TRIS0	11 1111	11 1111

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by Timer0.

PIC12C67X



9.0 SPECIAL FEATURES OF THE CPU

What sets a microcontroller apart from other processors are special circuits to deal with the needs of realtime applications. The PIC12C67X family has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These are:

- · Oscillator selection
- Reset
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
- Interrupts
- Watchdog Timer (WDT)
- SLEEP
- Code protection
- ID locations
- In-circuit serial programming

The PIC12C67X has a Watchdog Timer, which can be shut off only through configuration bits. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in reset until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 72 ms (nominal) on power-up only, designed to keep the part in reset while the power supply stabilizes. With these two timers on-chip, most applications need no external reset circuitry.

SLEEP mode is designed to offer a very low current power-down mode. The user can wake-up from SLEEP through external reset, Watchdog Timer Wake-up, or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The INTRC/EXTRC oscillator option saves system cost, while the LP crystal option saves power. A set of configuration bits are used to select various options.

9.1 <u>Configuration Bits</u>

The configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped in program memory location 2007h.

The user will note that address 2007h is beyond the user program memory space. In fact, it belongs to the special test/configuration memory space (2000h-3FFFh), which can be accessed only during programming.

REGISTER 9-1: CONFIGURATION WORD

CD -1-0-										Address	2007h
1.861.05	• Code		ection k	hit nairs(1	1)				bit0	71001000	200711
 -8, CP<1:0>: Code Protection bit pairs⁽¹⁾ 5: 11 = Code protection off 10 = Locations 400h through 7FEh code protected (do not use for PIC12C671 and PIC12CE673) 01 = Locations 200h through 7FEh code protected 00 = All memory is code protected 											
 MCLRE: Master Clear Reset Enable bit 1 = Master Clear Enabled 0 = Master Clear Disabled											
PWRTE: Power-up Timer Enable bit 1 = PWRT disabled 0 = PWRT enabled											
WDTE: Watchdog Timer Enable bit 1 = WDT enabled 0 = WDT disabled											
P-0: FOSC<2:0>: Oscillator Selection bits 111 = EXTRC, Clockout on OSC2 110 = EXTRC, OSC2 is I/O 101 = INTRC, Clockout on OSC2 100 = INTRC, OSC2 is I/O 011 = Invalid Selection 010 = HS Oscillator 001 = XT Oscillator 000 = LP Oscillator											

9.2 Oscillator Configurations

9.2.1 OSCILLATOR TYPES

The PIC12C67X can be operated in seven different oscillator modes. The user can program three configuration bits (Fosc<2:0>) to select one of these seven modes:


- LP: Low Power Crystal
- HS: High Speed Crystal/Resonator
- XT: Crystal/Resonator
- INTRC*: Internal 4 MHz Oscillator
- EXTRC*: External Resistor/Capacitor

*Can be configured to support CLKOUT

9.2.2 CRYSTAL OSCILLATOR / CERAMIC RESONATORS

In XT, HS or LP modes, a crystal or ceramic resonator is connected to the GP5/OSC1/CLKIN and GP4/OSC2 pins to establish oscillation (Figure 9-1). The PIC12C67X oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in XT, HS or LP modes, the device can have an external clock source drive the GP5/OSC1/CLKIN pin (Figure 9-2).

FIGURE 9-1: CRYSTAL OPERATION (OR CERAMIC RESONATOR) (XT, HS OR LP OSC CONFIGURATION)






TABLE 9-1: CAPACITOR SELECTION FOR CERAMIC RESONATORS - PIC12C67X

Osc Type	Resonator Freq	Cap. Range C1	Cap. Range
XT	455 kHz	22-100,pF	22-100 pF
	2.0 MHz	15-68 pf	レ15-68 pF
	4.0 MHz	~ { 1 ,5+68 pf ~ ~	15-68 pF
HS	4.0-MHX	\ 15-68 pF	15-68 pF
	8,0 MHz	10-68 pF	10-68 pF
$\widehat{\Omega}$	tp:0 MHz	10-22 pF	10-22 pF

These values are for design guidance only. Since each resonator has its own characteristics, the user should consult the resonator manufacturer for appropriate values of external components.

TABLE 9-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR - PIC12C67X

- FIC 12007 A						
Osc Type	Resonator Freq	Cap. Range C1	Cap. Range C2			
LP	32 kHz ⁽¹⁾	15 pF	15 pF 🚽			
	100 kHz	15-30 pF	30-47 p⊄			
	200 kHz	15-30 pF	15-83 pF			
XT	100 kHz	15-30 pF	200-300 pF			
	200 kHz	15-30 pE	100-200 pF			
	455 kHz	15-30 pF	[™] 15-100 pF			
	1 MHz 🔨	1,15-30.pF	15-30 pF			
	2, MAHz ∖∖	\ ∖ 15-30 pF	15-30 pF			
	(AMHz)	15-47 pF	15-47 pF			
HS	4 10AHz	15-30 pF	15-30 pF			
(\mathcal{O})	😕 🖲 MHz	15-30 pF	15-30 pF			
VZ Z	10 MHz	15-30 pF	15-30 pF			

Note 1: For VDD > 4.5V, C1 = C2 \approx 30 pF is recommended.

These values are for design guidance only. Rs may be required in HS mode, as well as XT mode, to avoid overdriving crystals with low drive level specification. Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.

9.5 Interrupts

There are four sources of interrupt:

Interrupt Sources
TMR0 Overflow Interrupt
External Interrupt GP2/INT pin
GPIO Port Change Interrupts (pins GP0, GP1, GP3)
A/D Interrupt

The Interrupt Control Register (INTCON) records individual interrupt requests in flag bits. It also has individual and global interrupt enable bits.

Note:	Individual interrupt flag bits are set, regard-
	less of the status of their corresponding
	mask bit or the GIE bit.

A global interrupt enable bit, GIE (INTCON<7>), enables (if set) all un-masked interrupts or disables (if cleared) all interrupts. When bit GIE is enabled and an interrupt's flag bit and mask bit are set, the interrupt will vector immediately. Individual interrupts can be disabled through their corresponding enable bits in various registers. Individual interrupt flag bits are set, regardless of the status of their corresponding mask bit or the GIE bit. The GIE bit is cleared on reset. The "return-from-interrupt" instruction, RETFIE, exits the interrupt routine, as well as sets the GIE bit, which re-enables interrupts.


The GP2/INT, GPIO port change interrupt and the TMR0 overflow interrupt flags are contained in the INTCON register.

The peripheral interrupt flag ADIF, is contained in the Special Function Register PIR1. The corresponding interrupt enable bit is contained in Special Function Register PIE1, and the peripheral interrupt enable bit is contained in Special Function Register INTCON.

When an interrupt is responded to, the GIE bit is cleared to disable any further interrupt, the return address is pushed onto the stack and the PC is loaded with 0004h. Once in the interrupt service routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid repeated interrupts.

For external interrupt events, such as GPIO change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends on when the interrupt event occurs (Figure 9-14). The latency is the same for one or two cycle instructions. Individual interrupt flag bits are set, regardless of the status of their corresponding mask bit or the GIE bit.

FIGURE 9-13: INTERRUPT LOGIC



BCF	Bit Clear	f		
Syntax:	[<i>label</i>] BCF f,b			
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$			
Operation:	$0 \rightarrow (f < b;$	>)		
Status Affected:	None			
Encoding:	01	00bb	bfff	ffff
Description:	Bit 'b' in r	egister 'f	' is cleare	ed.
Words:	1			
Cycles:	1			
Example	BCF	FLAG_	REG, 7	
	After Inst	FLAG_RE	EG = 0xC7 EG = 0x47	

BTFSC	Bit Test, Skip if Clear
Syntax:	[label] BTFSC f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	skip if (f) = 0
Status Affected:	None
Encoding:	01 10bb bfff ffff
Description:	If bit 'b' in register 'f' is '0', then the next instruction is skipped. If bit 'b' is '0', then the next instruc- tion fetched during the current instruction execution is discarded, and a NOP is executed instead, making this a 2 cycle instruction.
Words:	1
Cycles:	1(2)
Example	HERE BTFSC FLAG,1 FALSE GOTO PROCESS_CO TRUE • DE •
	Before Instruction PC = address HERE
	After Instruction if FLAG<1> = 0, PC = address TRUE if FLAG<1>=1, PC = address FALSE

BSF	Bit Set f					
Syntax:	[<i>label</i>] BSF f,b					
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$					
Operation:	$1 \rightarrow (f < b >)$					
Status Affected:	None					
Encoding:	01	01bb	bfff	ffff		
Description:	Bit 'b' in register 'f' is set.					
Words:	1					
Cycles:	1					
Example	BSF	FLAG_F	REG, 7			
	Before Instruction FLAG_REG = 0x0A After Instruction FLAG_REG = 0x8A					

CLRWDT	Clear Watchdog Timer					
Syntax:	[label] CLRWDT					
Operands:	None					
Operation:	$\begin{array}{l} \text{O0h} \rightarrow \text{WDT} \\ \text{O} \rightarrow \underline{\text{WDT}} \text{ prescaler,} \\ 1 \rightarrow \underline{\text{TO}} \\ 1 \rightarrow \text{PD} \end{array}$					
Status Affected:	TO, PD					
Encoding:	00 0000 0110 0100					
Description:	CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. Status bits TO and PD are set.					
Words:	1					
Cycles:	1					
Example	CLRWDT					
	Before Instruction WDT counter = ?					
	After Instruction WDT counter = $0x00$ WDT prescaler= 0 TO = 1					
	PD = 1					
COMF	PD = 1 Complement f					
COMF Syntax:						
	Complement f					
Syntax:	Complement f [<i>label</i>] COMF f,d $0 \le f \le 127$					
Syntax: Operands:	Complement f [<i>label</i>] COMF f,d $0 \le f \le 127$ $d \in [0,1]$					
Syntax: Operands: Operation:	Complement f [<i>label</i>] COMF f,d $0 \le f \le 127$ $d \in [0,1]$ (\overline{f}) \rightarrow (dest)					
Syntax: Operands: Operation: Status Affected:	Complement f [<i>label</i>] COMF f,d $0 \le f \le 127$ $d \in [0,1]$ (\tilde{f}) \rightarrow (dest) Z					
Syntax: Operands: Operation: Status Affected: Encoding:	Complement f[label]COMFf,d $0 \le f \le 127$ $d \in [0,1]$ $(\tilde{f}) \rightarrow$ (dest)Z001001dffffffThe contents of register 'f' are complemented. If 'd' is 0, the result is stored in W. If 'd' is 1, the					
Syntax: Operands: Operation: Status Affected: Encoding: Description:	Complement f[label] COMF f,d $0 \le f \le 127$ $d \in [0,1]$ $(\overline{f}) \rightarrow$ (dest)Z001001dffffffThe contents of register 'f' are complemented. If 'd' is 0, the result is stored in W. If 'd' is 1, the result is stored back in register 'f'.					
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words:	Complement f[label] COMF f,d $0 \le f \le 127$ $d \in [0,1]$ (\tilde{f}) \rightarrow (dest)Z001001dfffffffThe contents of register 'f' are complemented. If 'd' is 0, the result is stored in W. If 'd' is 1, the result is stored back in register 'f'.1					
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles:	Complement f[label] COMF f,d $0 \le f \le 127$ $d \in [0,1]$ (\overline{f}) \rightarrow (dest)Z001001dffffffThe contents of register 'f' are complemented. If 'd' is 0, the result is stored in W. If 'd' is 1, the result is stored back in register 'f'.11COMFREG1, 0Before Instruction REG1REG10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0					
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles:	Complement f[label] COMF f,d $0 \le f \le 127$ $d \in [0,1]$ (\tilde{f}) \rightarrow (dest)Z001001dffffffThe contents of register 'f' are complemented. If 'd' is 0, the result is stored in W. If 'd' is 1, the result is stored back in register 'f'.11COMFREG1, 0Before Instruction					
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles:	Complement f[label] COMF f,d $0 \le f \le 127$ $d \in [0,1]$ $(\bar{f}) \rightarrow$ (dest)Z001001dffffffThe contents of register 'f' are complemented. If 'd' is 0, the result is stored in W. If 'd' is 1, the result is stored back in register 'f'.11COMFREG1, 0Before Instruction REG1 = 0x13 After Instruction					

DECF							
Syntax:	[<i>label</i>] DECF f,d						
Operands:	$0 \le f \le 127$ $d \in [0,1]$						
Operation:	(f) - 1 \rightarrow (dest)						
Status Affected:	Z						
Encoding:	00 0011 dfff ffff						
Description:	Decrement register 'f'. If 'd' is 0, the result is stored in the W regis- ter. If 'd' is 1, the result is stored back in register 'f'.						
Words:	1						
Cycles:	1						
Example	decf CNT, 1						
	Before Instruction CNT = 0x01 Z = 0						
	After Instruction CNT = 0x00						
	Z = 1						
DECFSZ	Decrement f, Skip if 0						
Syntax:	[label] DECFSZ f,d						
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$						
Operation:	$d \in [0,1]$ (f) - 1 \rightarrow (dest); skip if result = 0						
Operation: Status Affected:	$d \in [0,1]$ (f) - 1 \rightarrow (dest); skip if result = 0 None						
Operation: Status Affected: Encoding:	$d \in [0,1]$ (f) - 1 \rightarrow (dest); skip if result = 0 None 00 1011 dfff ffff						
Operation: Status Affected:	$d \in [0,1]$ (f) - 1 \rightarrow (dest); skip if result = 0 None						
Operation: Status Affected: Encoding:	$d \in [0,1]$ (f) - 1 → (dest); skip if result = 0 None $\boxed{00 1011 dfff ffff}$ The contents of register 'f' are decremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in reg- ister 'f'. If the result is 0, the next instruc- tion, which is already fetched, is discarded. A NOP is executed instead making it a two cycle						
Operation: Status Affected: Encoding: Description:	$d \in [0,1]$ (f) - 1 \rightarrow (dest); skip if result = 0 None $\boxed{00 1011 dfff ffff}$ The contents of register 'f' are decremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in reg- ister 'f'. If the result is 0, the next instruc- tion, which is already fetched, is discarded. A NOP is executed instead making it a two cycle instruction.						
Operation: Status Affected: Encoding: Description: Words:	$d \in [0,1]$ (f) - 1 \rightarrow (dest); skip if result = 0 None $\boxed{00 1011 dfff ffff}$ The contents of register 'f' are decremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in reg- ister 'f'. If the result is 0, the next instruc- tion, which is already fetched, is discarded. A NOP is executed instead making it a two cycle instruction. 1 1(2) HERE DECFSZ CNT, 1						
Operation: Status Affected: Encoding: Description: Words: Cycles:	$d \in [0,1]$ (f) - 1 \rightarrow (dest); skip if result = 0 None $\boxed{00 1011 dfff ffff}$ The contents of register 'f' are decremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in reg- ister 'f'. If the result is 0, the next instruc- tion, which is already fetched, is discarded. A NOP is executed instead making it a two cycle instruction. 1 1(2)						
Operation: Status Affected: Encoding: Description: Words: Cycles:	$d \in [0,1]$ (f) - 1 \rightarrow (dest); skip if result = 0 None $\boxed{00 1011 dfff ffff}$ The contents of register 'f' are decremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in reg- ister 'f'. If the result is 0, the next instruc- tion, which is already fetched, is discarded. A NOP is executed instead making it a two cycle instruction. 1 1(2) HERE DECFSZ CNT, 1 GOTO LOOP						

NOTES:


12.0 ELECTRICAL SPECIFICATIONS FOR PIC12C67X

Absolute Maximum Ratings †

3	
Ambient temperature under bias	40° to +125°C
Storage temperature	–65°C to +150°C
Voltage on any pin with respect to Vss (except VDD and MCLR)	–0.3V to (VDD + 0.3V)
Voltage on VDD with respect to Vss	0 to +7.0V
Voltage on MCLR with respect to Vss (Note 2)	0 to +14V
Total power dissipation (Note 1)	700 mW
Maximum current out of Vss pin	200 mA
Maximum current into VDD pin	
Input clamp current, Iк (VI < 0 or VI > VDD)	±20 mA
Output clamp current, loк (Vo < 0 or Vo > VDD)	
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by GPIO pins combined	100 mA
Maximum current sourced by GPIO pins combined	100 mA
Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD - \sum IOH} + \sum {(VDD - VO	OH) x IOH} + Σ (VOI x IOL).

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.





Standard Operating Conditions (unless otherwise specified)

Operating temperature

DC CHARACTERISTICS

 $0^{\circ}C \leq TA \leq +70^{\circ}C$ (commercial) $-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial) $-40^{\circ}C \le TA \le +125^{\circ}C$ (extended)

Operating voltage VDD range as described in DC spec Section 12.1 and Section 12.2.

		0000001					
Param	Characteristic	Sym	Min	Typ†	Max	Units	Conditions
No.							
	Output High Voltage						
D090	I/O ports (Note 3)	Voн	Vdd - 0.7	—	—	V	IOH = -3.0 mA, VDD = 4.5V, –40°С to +85°С
D090A			Vdd - 0.7	—	—	V	IOH = -2.5 mA, VDD = 4.5V, −40°C to +125°C
D092	OSC2/CLKOUT		Vdd - 0.7	—	—	V	ІОн = 1.3 mA, VDD = 4.5V, −40°C to +85°C
D092A			Vdd - 0.7	—	—	V	ІОн = 1.0 mA, VDD = 4.5V, −40°C to +125°C
	Capacitive Loading Specs on Output Pins						
D100	OSC2 pin	Cosc2	_	_	15	pF	In XT and LP modes when external clock is used to drive OSC1.
D101	All I/O pins	Сю	—	—	50	pF	

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not † tested.

Note 1: In EXTRC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC12C67X be driven with external clock in RC mode.


2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.

4: Does not include GP3. For GP3 see parameters D061 and D061A.

5: This spec. applies to GP3/MCLR configured as external MCLR and GP3/MCLR configured as input with internal pull-up enabled.

6: This spec. applies when GP3/MCLR is configured as an input with pull-up disabled. The leakage current of the MCLR circuit is higher than the standard I/O logic.






TABLE 12-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER

Parameter No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	2	—		μS	$VDD = 5V, -40^{\circ}C \text{ to } +125^{\circ}C$
31*	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7	18	33	ms	VDD = 5V, -40°C to +125°C
32	Tost	Oscillation Start-up Timer Period	_	1024Tosc	_	—	Tosc = OSC1 period
33*	Tpwrt	Power up Timer Period	28	72	132	ms	$VDD = 5V, -40^{\circ}C \text{ to } +125^{\circ}C$
34	TIOZ	I/O Hi-impedance from MCLR Low or Watchdog Timer Reset		_	2.1	μS	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 12-9: EEPROM MEMORY BUS TIMING REQUIREMENTS - PIC12CE673/674 ONLY.

AC Characteristics	Standard Operating Conditions (unless otherwise specified) Operating Temperature $0^{\circ}C \le TA \le +70^{\circ}C$, Vcc = 3.0V to 5.5V (commercial) $-40^{\circ}C \le TA \le +85^{\circ}C$, Vcc = 3.0V to 5.5V (industrial) $-40^{\circ}C \le TA \le +125^{\circ}C$, Vcc = 4.5V to 5.5V (extended)					
	Operating	Voltage V			ibed in Section 12.1	
Parameter	Symbol	Min	Max	Units	Conditions	
Clock frequency	FCLK		100 100 400	kHz	$\begin{array}{l} 4.5 V \leq V cc \leq 5.5 V \text{ (E Temp range)} \\ 3.0 V \leq V cc \leq 4.5 V \\ 4.5 V \leq V cc \leq 5.5 V \end{array}$	
Clock high time	Тнідн	4000 4000 600		ns	$\begin{array}{l} 4.5V \leq Vcc \leq 5.5V \text{ (E Temp range)} \\ 3.0V \leq Vcc \leq 4.5V \\ 4.5V \leq Vcc \leq 5.5V \end{array}$	
Clock low time	TLOW	4700 4700 1300		ns	$\begin{array}{l} 4.5V \leq Vcc \leq 5.5V \text{ (E Temp range)} \\ 3.0V \leq Vcc \leq 4.5V \\ 4.5V \leq Vcc \leq 5.5V \end{array}$	
SDA and SCL rise time (Note 1)	TR		1000 1000 300	ns	$\begin{array}{l} 4.5V \leq Vcc \leq 5.5V \text{ (E Temp range)} \\ 3.0V \leq Vcc \leq 4.5V \\ 4.5V \leq Vcc \leq 5.5V \end{array}$	
SDA and SCL fall time	TF	—	300	ns	(Note 1)	
START condition hold time	THD:STA	4000 4000 600		ns	$\begin{array}{l} 4.5V \leq Vcc \leq 5.5V \text{ (E Temp range)} \\ 3.0V \leq Vcc \leq 4.5V \\ 4.5V \leq Vcc \leq 5.5V \end{array}$	
START condition setup time	TSU:STA	4700 4700 600		ns	$\begin{array}{l} 4.5V \leq Vcc \leq 5.5V \text{ (E Temp range)} \\ 3.0V \leq Vcc \leq 4.5V \\ 4.5V \leq Vcc \leq 5.5V \end{array}$	
Data input hold time	THD:DAT	0	_	ns	(Note 2)	
Data input setup time	TSU:DAT	250 250 100		ns	$\begin{array}{l} 4.5V \leq Vcc \leq 5.5V \text{ (E Temp range)} \\ 3.0V \leq Vcc \leq 4.5V \\ 4.5V \leq Vcc \leq 5.5V \end{array}$	
STOP condition setup time	Tsu:sto	4000 4000 600		ns	$\begin{array}{l} 4.5V \leq Vcc \leq 5.5V \text{ (E Temp range)} \\ 3.0V \leq Vcc \leq 4.5V \\ 4.5V \leq Vcc \leq 5.5V \end{array}$	
Output valid from clock (Note 2)	ΤΑΑ		3500 3500 900	ns	$\begin{array}{l} 4.5V \leq Vcc \leq 5.5V \text{ (E Temp range)} \\ 3.0V \leq Vcc \leq 4.5V \\ 4.5V \leq Vcc \leq 5.5V \end{array}$	
Bus free time: Time the bus must be free before a new transmis- sion can start	TBUF	4700 4700 1300		ns	$\begin{array}{l} 4.5V \leq Vcc \leq 5.5V \text{ (E Temp range)} \\ 3.0V \leq Vcc \leq 4.5V \\ 4.5V \leq Vcc \leq 5.5V \end{array}$	
Output fall time from VIH minimum to VIL maximum	Tof	20+0.1 CB	250	ns	(Note 1), CB ≤ 100 pF	
Input filter spike suppression (SDA and SCL pins)	TSP	—	50	ns	(Notes 1, 3)	
Write cycle time	Twc		4	ms		
Endurance		1M	_	cycles	25°C, Vcc = 5.0V, Block Mode (Note 4)	

Note 1: Not 100% tested. CB = total capacitance of one bus line in pF.

2: As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL and avoid unintended generation of START or STOP conditions.

3: The combined TSP and VHYS specifications are due to new Schmitt Trigger inputs which provide improved noise spike suppression. This eliminates the need for a TI specification for standard operation.

4: This parameter is not tested but ensured by characterization. For endurance estimates in a specific application, please consult the Total Endurance Model which can be obtained on Microchip's website.

PIC12C67X

NOTES:

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support