

Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"


#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	5
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	OTP
EEPROM Size	16 x 8
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 4x8b
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Through Hole
Package / Case	8-DIP (0.300", 7.62mm)
Supplier Device Package	8-PDIP
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/pic12ce674-04-p">https://www.e-xfl.com/product-detail/microchip-technology/pic12ce674-04-p</a>

# PIC12C67X

**FIGURE 3-1: PIC12C67X BLOCK DIAGRAM**

Device	Program Memory	Data Memory (RAM)	Non-Volatile Memory (EEPROM)
PIC12C671	1K x 14	128 x 8	—
PIC12C672	2K x 14	128 x 8	—
PIC12CE673	1K x 14	128 x 8	16 x 8
PIC12CE674	2K x 14	128 x 8	16 x 8



#### 4.2.2.3 INTCON REGISTER

The INTCON Register is a readable and writable register, which contains various enable and flag bits for the TMR0 Register overflow, GPIO port change and external GP2/INT pin interrupts.

**Note:** Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>).


#### REGISTER 4-3: INTCON REGISTER (ADDRESS 0Bh, 8Bh)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x				
GIE	PEIE	T0IE	INTE	GPIE	T0IF	INTF	GPIF				
bit7				bit0							
bit 7: <b>GIE:</b> Global Interrupt Enable bit 1 = Enables all un-masked interrupts 0 = Disables all interrupts											
bit 6: <b>PEIE:</b> Peripheral Interrupt Enable bit 1 = Enables all un-masked peripheral interrupts 0 = Disables all peripheral interrupts											
bit 5: <b>T0IE:</b> TMR0 Overflow Interrupt Enable bit 1 = Enables the TMR0 interrupt 0 = Disables the TMR0 interrupt											
bit 4: <b>INTE:</b> INT External Interrupt Enable bit 1 = Enables the external interrupt on GP2/INT/T0CKI/AN2 pin 0 = Disables the external interrupt on GP2/INT/T0CKI/AN2 pin											
bit 3: <b>GPIE:</b> GPIO Interrupt on Change Enable bit 1 = Enables the GPIO Interrupt on Change 0 = Disables the GPIO Interrupt on Change											
bit 2: <b>T0IF:</b> TMR0 Overflow Interrupt Flag bit 1 = TMR0 register has overflowed (must be cleared in software) 0 = TMR0 register did not overflow											
bit 1: <b>INTF:</b> INT External Interrupt Flag bit 1 = The external interrupt on GP2/INT/T0CKI/AN2 pin occurred (must be cleared in software) 0 = The external interrupt on GP2/INT/T0CKI/AN2 pin did not occur											
bit 0: <b>GPIF:</b> GPIO Interrupt on Change Flag bit 1 = GP0, GP1 or GP3 pins changed state (must be cleared in software) 0 = Neither GP0, GP1 nor GP3 pins have changed state											

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset
---

# PIC12C67X

FIGURE 5-5: BLOCK DIAGRAM OF GP5/OSC1/CLKIN PIN



**TABLE 5-1: SUMMARY OF PORT REGISTERS**

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other Resets
85h	TRIS	—	—	GPIO Data Direction Register						--11 1111	--11 1111
81h	OPTION	GPPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
03h	STATUS	IRP <sup>(1)</sup>	RP1 <sup>(1)</sup>	RP0	TO	PD	Z	DC	C	0001 1xxx	000q quuu
05h	GPIO	SCL <sup>(2)</sup>	SDA <sup>(2)</sup>	GP5	GP4	GP3	GP2	GP1	GP0	11xx xxxx	1luu uuuu

Legend: Shaded cells not used by Port Registers, read as '0', — = unimplemented, read as '0', x = unknown, u = unchanged, q = see tables in Section 9.4 for possible values.

**Note 1:** The IRP and RP1 bits are reserved on the PIC12C67X; always maintain these bits clear.

**2:** The SCL and SDA bits are unimplemented on the PIC12C671 and PIC12C672.

## 5.4 I/O Programming Considerations

### 5.4.1 BI-DIRECTIONAL I/O PORTS

Any instruction which writes, operates internally as a read followed by a write operation. The BCF and BSF instructions, for example, read the register into the CPU, execute the bit operation and write the result back to the register. Caution must be used when these instructions are applied to a port with both inputs and outputs defined. For example, a BSF operation on bit5 of GPIO will cause all eight bits of GPIO to be read into the CPU. Then the BSF operation takes place on bit5 and GPIO is written to the output latches. If another bit of GPIO is used as a bi-directional I/O pin (i.e., bit0) and it is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and rewritten to the data latch of this particular pin, overwriting the previous content. As long as the pin stays in the input mode, no problem occurs. However, if bit0 is switched to an output, the content of the data latch may now be unknown.

Reading the port register reads the values of the port pins. Writing to the port register writes the value to the port latch. When using read-modify-write instructions (i.e., BCF, BSF, etc.) on a port, the value of the port pins is read, the desired operation is done to this value, and this value is then written to the port latch.

Example 5-1 shows the effect of two sequential read-modify-write instructions on an I/O port.

### EXAMPLE 5-1: READ-MODIFY-WRITE INSTRUCTIONS ON AN I/O PORT

```
;Initial GPIO Settings
; GPIO<5:3> Inputs
; GPIO<2:0> Outputs
;
;                                     GPIO latch   GPIO pins
;-----  -----
BCF    GPIO, 5    ;--01 -ppp   --11 pppp
BCF    GPIO, 4    ;--10 -ppp   --11 pppp
MOVLW 007h        ;
TRIS   GPIO       ;--10 -ppp   --10 pppp
;
;Note that the user may have expected the pin
;values to be --00 pppp. The 2nd BCF caused
;GP5 to be latched as the pin value (High).
```

A pin actively outputting a Low or High should not be driven from external devices at the same time in order to change the level on this pin ("wired-or", "wired-and"). The resulting high output currents may damage the chip.


### 7.3 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module, or as a postscaler for the Watchdog Timer, respectively (Figure 7-6). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet. Note that there is only one prescaler available which is mutually exclusively shared between the Timer0 module and the Watchdog Timer. Thus, a prescaler assignment for the Timer0 module means that there is no prescaler for the Watchdog Timer, and vice-versa.

The PSA and PS<2:0> bits (OPTION<3:0>) determine the prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (i.e., CLRF 1, MOVWF 1, BSF 1, x,..., etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the Watchdog Timer. The prescaler is not readable or writable.

**FIGURE 7-6: BLOCK DIAGRAM OF THE TIMER0/WDT PRESCALER**



# PIC12C67X

## 9.2 Oscillator Configurations

### 9.2.1 OSCILLATOR TYPES

The PIC12C67X can be operated in seven different oscillator modes. The user can program three configuration bits ( $\text{Fosc}<2:0>$ ) to select one of these seven modes:


- LP: Low Power Crystal
- HS: High Speed Crystal/Resonator
- XT: Crystal/Resonator
- INTRC\*: Internal 4 MHz Oscillator
- EXTRC\*: External Resistor/Capacitor

\*Can be configured to support CLKOUT


### 9.2.2 CRYSTAL OSCILLATOR / CERAMIC RESONATORS

In XT, HS or LP modes, a crystal or ceramic resonator is connected to the GP5/OSC1/CLKIN and GP4/OSC2 pins to establish oscillation (Figure 9-1). The PIC12C67X oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in XT, HS or LP modes, the device can have an external clock source drive the GP5/OSC1/CLKIN pin (Figure 9-2).

**FIGURE 9-1: CRYSTAL OPERATION (OR CERAMIC RESONATOR) (XT, HS OR LP OSC CONFIGURATION)**



**FIGURE 9-2: EXTERNAL CLOCK INPUT OPERATION (XT, HS OR LP OSC CONFIGURATION)**



**TABLE 9-1: CAPACITOR SELECTION FOR CERAMIC RESONATORS - PIC12C67X**

Osc Type	Resonator Freq	Cap. Range C1	Cap. Range C2
XT	455 kHz	22-100 pF	22-100 pF
	2.0 MHz	15-68 pF	15-68 pF
	4.0 MHz	15-68 pF	15-68 pF
HS	4.0 MHz	15-68 pF	15-68 pF
	8.0 MHz	10-68 pF	10-68 pF
	16.0 MHz	10-22 pF	10-22 pF

These values are for design guidance only. Since each resonator has its own characteristics, the user should consult the resonator manufacturer for appropriate values of external components.


**TABLE 9-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR - PIC12C67X**

Osc Type	Resonator Freq	Cap. Range C1	Cap. Range C2
LP	32 kHz <sup>(1)</sup>	15 pF	15 pF
	100 kHz	15-30 pF	30-47 pF
	200 kHz	15-30 pF	15-82 pF
XT	100 kHz	15-30 pF	200-300 pF
	200 kHz	15-30 pF	100-200 pF
	455 kHz	15-30 pF	15-100 pF
	1 MHz	15-30 pF	15-30 pF
	2 MHz	15-30 pF	15-30 pF
	4 MHz	15-47 pF	15-47 pF
HS	4 MHz	15-30 pF	15-30 pF
	8 MHz	15-30 pF	15-30 pF
	10 MHz	15-30 pF	15-30 pF


**Note 1:** For  $VDD > 4.5V$ ,  $C1 = C2 \approx 30 \text{ pF}$  is recommended.

These values are for design guidance only.  $R_s$  may be required in HS mode, as well as XT mode, to avoid overdriving crystals with low drive level specification. Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.

**FIGURE 9-6: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT**




**FIGURE 9-10: EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW V<sub>DD</sub> POWER-UP)**




- Note 1:** External Power-on Reset circuit is required only if V<sub>DD</sub> power-up slope is too slow. The diode D helps discharge the capacitor quickly when V<sub>DD</sub> powers down.
- 2:** R < 40 kΩ is recommended to make sure that voltage drop across R does not violate the device's electrical specification.
- 3:** R<sub>1</sub> = 100Ω to 1 kΩ will limit any current flowing into MCLR from external capacitor C, in the event of MCLR/VPP pin breakdown due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS).

**FIGURE 9-11: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 1**



- Note 1:** This circuit will activate reset when V<sub>DD</sub> goes below (V<sub>Z</sub> + 0.7V), where V<sub>Z</sub> = Zener voltage.
- 2:** Resistors should be adjusted for the characteristics of the transistor.

**FIGURE 9-12: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 2**



- Note 1:** This brown-out circuit is less expensive, albeit less accurate. Transistor Q1 turns off when V<sub>DD</sub> is below a certain level such that:  

$$V_{DD} \cdot \frac{R_1}{R_1 + R_2} = 0.7V$$
- 2:** Resistors should be adjusted for the characteristics of the transistor.

<b>IORWF</b>	<b>Inclusive OR W with f</b>				
Syntax:	[ <i>label</i> ] IORWF f,d				
Operands:	$0 \leq f \leq 127$ $d \in [0,1]$				
Operation:	(W) .OR. (f) $\rightarrow$ (dest)				
Status Affected:	Z				
Encoding:	<table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>00</td><td>0100</td><td>dfff</td><td>ffff</td></tr> </table>	00	0100	dfff	ffff
00	0100	dfff	ffff		
Description:	Inclusive OR the W register with register 'f'. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.				
Words:	1				
Cycles:	1				
Example	<pre>IORWF      RESULT, 0</pre> <p>Before Instruction          RESULT = 0x13          W      = 0x91</p> <p>After Instruction          RESULT = 0x13          W      = 0x93          Z      = 1</p>				

<b>MOVF</b>	<b>Move f</b>				
Syntax:	[ <i>label</i> ] MOVF f,d				
Operands:	$0 \leq f \leq 127$ $d \in [0,1]$				
Operation:	(f) $\rightarrow$ (dest)				
Status Affected:	Z				
Encoding:	<table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>00</td><td>1000</td><td>dfff</td><td>ffff</td></tr> </table>	00	1000	dfff	ffff
00	1000	dfff	ffff		
Description:	The contents of register f are moved to a destination dependant upon the status of d. If d = 0, destination is W register. If d = 1, the destination is file register f itself. d = 1 is useful to test a file register since status flag Z is affected.				
Words:	1				
Cycles:	1				
Example	<pre>MOVF      FSR, 0</pre> <p>After Instruction          W = value in FSR register          Z = 1</p>				

<b>MOVWF</b>	<b>Move W to f</b>				
Syntax:	[ <i>label</i> ] MOVWF f				
Operands:	$0 \leq f \leq 127$				
Operation:	(W) $\rightarrow$ (f)				
Status Affected:	None				
Encoding:	<table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>00</td><td>0000</td><td>1fff</td><td>ffff</td></tr> </table>	00	0000	1fff	ffff
00	0000	1fff	ffff		
Description:	Move data from W register to register 'f'.				
Words:	1				
Cycles:	1				
Example	<pre>MOVWF      OPTION</pre> <p>Before Instruction          OPTION = 0xFF          W      = 0x4F</p> <p>After Instruction          OPTION = 0x4F          W      = 0x4F</p>				

<b>NOP</b>		<b>No Operation</b>	
Syntax:	[ <i>label</i> ] NOP		
Operands:	None		
Operation:	No operation		
Status Affected:	None		
Encoding:	00 0000 0xx0 0000		
Description:	No operation.		
Words:	1		
Cycles:	1		
Example	NOP		

<b>RETFIE</b>		<b>Return from Interrupt</b>	
Syntax:	[ <i>label</i> ] RETFIE		
Operands:	None		
Operation:	TOS → PC, 1 → GIE		
Status Affected:	None		
Encoding:	00 0000 0000 1001		
Description:	Return from Interrupt. Stack is POPped and Top of Stack (TOS) is loaded in the PC. Interrupts are enabled by setting Global Interrupt Enable bit, GIE (INTCON<7>). This is a two cycle instruction.		
Words:	1		
Cycles:	2		
Example	RETFIE		
After Interrupt		PC = TOS GIE = 1	

<b>OPTION</b>		<b>Load Option Register</b>	
Syntax:	[ <i>label</i> ] OPTION		
Operands:	None		
Operation:	(W) → OPTION		
Status Affected:	None		
Encoding:	00 0000 0110 0010		
Description:	The contents of the W register are loaded in the OPTION register. This instruction is supported for code compatibility with PIC16C5X products. Since OPTION is a readable/writable register, the user can directly address it.		
Words:	1		
Cycles:	1		
Example	<b>To maintain upward compatibility with future PIC12C67X products, do not use this instruction.</b>		

<b>RETLW</b>		<b>Return with Literal in W</b>	
Syntax:	[ <i>label</i> ] RETLW k		
Operands:	0 ≤ k ≤ 255		
Operation:	k → (W); TOS → PC		
Status Affected:	None		
Encoding:	11 01xx kkkk kkkk		
Description:	The W register is loaded with the eight bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two cycle instruction.		
Words:	1		
Cycles:	2		
Example	CALL TABLE; W contains table ;offset value • ;W now has table value • • ADDWF PC ;W = offset RETLW k1 ;Begin table RETLW k2 ; • • RETLW kn ; End of table		
TABLE	Before Instruction W = 0x07 After Instruction W = value of k8		

# **PIC12C67X**

---

---

**NOTES:**

## 11.0 DEVELOPMENT SUPPORT

The PIC® microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
  - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
  - MPASM Assembler
  - MPLAB-C17 and MPLAB-C18 C Compilers
  - MPLINK/MPLIB Linker/Librarian
- Simulators
  - MPLAB-SIM Software Simulator
- Emulators
  - MPLAB-ICE Real-Time In-Circuit Emulator
  - PICMASTER®/PICMASTER-CE In-Circuit Emulator
  - ICEPIC™
- In-Circuit Debugger
  - MPLAB-ICD for PIC16F877
- Device Programmers
  - PRO MATE® II Universal Programmer
  - PICSTART® Plus Entry-Level Prototype Programmer
- Low-Cost Demonstration Boards
  - SIMICE
  - PICDEM-1
  - PICDEM-2
  - PICDEM-3
  - PICDEM-17
  - SEEVAL®
  - KEELOQ®

### 11.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8-bit microcontroller market. MPLAB is a Windows®-based application which contains:

- Multiple functionality
  - editor
  - simulator
  - programmer (sold separately)
  - emulator (sold separately)
- A full featured editor
- A project manager
- Customizable tool bar and key mapping
- A status bar
- On-line help

MPLAB allows you to:

- Edit your source files (either assembly or 'C')
- One touch assemble (or compile) and download to PIC MCU tools (automatically updates all project information)
- Debug using:
  - source files
  - absolute listing file
  - object code

The ability to use MPLAB with Microchip's simulator, MPLAB-SIM, allows a consistent platform and the ability to easily switch from the cost-effective simulator to the full featured emulator with minimal retraining.

### 11.2 MPASM Assembler

MPASM is a full featured universal macro assembler for all PIC MCUs. It can produce absolute code directly in the form of HEX files for device programmers, or it can generate relocatable objects for MPLINK.

MPASM has a command line interface and a Windows shell and can be used as a standalone application on a Windows 3.x or greater system. MPASM generates relocatable object files, Intel standard HEX files, MAP files to detail memory usage and symbol reference, an absolute LST file which contains source lines and generated machine code, and a COD file for MPLAB debugging.

MPASM features include:

- MPASM and MPLINK are integrated into MPLAB projects.
- MPASM allows user defined macros to be created for streamlined assembly.
- MPASM allows conditional assembly for multi purpose source files.
- MPASM directives allow complete control over the assembly process.

### 11.3 MPLAB-C17 and MPLAB-C18 C Compilers


The MPLAB-C17 and MPLAB-C18 Code Development Systems are complete ANSI 'C' compilers and integrated development environments for Microchip's PIC17CXXX and PIC18CXXX family of microcontrollers, respectively. These compilers provide powerful integration capabilities and ease of use not found with other compilers.

For easier source level debugging, the compilers provide symbol information that is compatible with the MPLAB IDE memory display.

### 11.4 MPLINK/MPLIB Linker/Library

MPLINK is a relocatable linker for MPASM and MPLAB-C17 and MPLAB-C18. It can link relocatable objects from assembly or C source files along with pre-compiled libraries using directives from a linker script.

**FIGURE 12-7: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, AND POWER-UP TIMER TIMING**



**TABLE 12-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER**

Parameter No.	Sym	Characteristic	Min	Typt†	Max	Units	Conditions
30	TmCL	MCLR Pulse Width (low)	2	—	—	μs	VDD = 5V, -40°C to +125°C
31*	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7	18	33	ms	VDD = 5V, -40°C to +125°C
32	Tosc	Oscillation Start-up Timer Period	—	1024Tosc	—	—	Tosc = OSC1 period
33*	Tpwrt	Power up Timer Period	28	72	132	ms	VDD = 5V, -40°C to +125°C
34	TIOZ	I/O Hi-impedance from MCLR Low or Watchdog Timer Reset	—	—	2.1	μs	

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**TABLE 12-7: A/D CONVERTER CHARACTERISTICS:****PIC12C671/672-04/PIC12CE673/674-04 (COMMERCIAL, INDUSTRIAL, EXTENDED)****PIC12C671/672-10/PIC12CE673/674-10 (COMMERCIAL, INDUSTRIAL, EXTENDED)****PIC12LC671/672-04/PIC12LCE673/674-04 (COMMERCIAL, INDUSTRIAL)**

Param No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
A01	NR	Resolution	—	—	8-bits	bit	VREF = VDD = 5.12V, VSS ≤ VAIN ≤ VREF
A02	EABS	Total absolute error	—	—	< ±1	LSb	VREF = VDD = 5.12V, VSS ≤ VAIN ≤ VREF
A03	EIL	Integral linearity error	—	—	< ±1	LSb	VREF = VDD = 5.12V, VSS ≤ VAIN ≤ VREF
A04	EDL	Differential linearity error	—	—	< ±1	LSb	VREF = VDD = 5.12V, VSS ≤ VAIN ≤ VREF
A05	EFS	Full scale error	—	—	< ±1	LSb	VREF = VDD = 5.12V, VSS ≤ VAIN ≤ VREF
A06	EOFF	Offset error	—	—	< ±1	LSb	VREF = VDD = 5.12V, VSS ≤ VAIN ≤ VREF
A10	—	Monotonicity	—	guaranteed (Note 3)	—	—	Vss ≤ VAIN ≤ VREF
A20	VREF	Reference voltage	2.5V	—	VDD + 0.3	V	
A25	VAIN	Analog input voltage	Vss - 0.3	—	VREF + 0.3	V	
A30	ZAIN	Recommended impedance of analog voltage source	—	—	10.0	kΩ	
A40	IAD	A/D conversion current (VDD)	PIC12C67X	180	—	µA	Average current consumption when A/D is on. (Note 1)
			PIC12LC67X	90	—	µA	
A50	IREF	VREF input current (Note 2)	10	—	1000	µA	During VAIN acquisition. Based on differential of VHOLD to VAIN to charge CHOLD, see Section 8.1.
			—	—	10	µA	During A/D Conversion cycle

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module.**2:** VREF current is from GP1 pin or VDD pin, whichever is selected as reference input.**3:** The A/D conversion result never decreases with an increase in the Input Voltage, and has no missing codes.

TABLE 12-9: EEPROM MEMORY BUS TIMING REQUIREMENTS - PIC12CE673/674 ONLY.

AC Characteristics		Standard Operating Conditions (unless otherwise specified)			
Operating Temperature $0^{\circ}\text{C} \leq \text{TA} \leq +70^{\circ}\text{C}$ , $\text{Vcc} = 3.0\text{V}$ to $5.5\text{V}$ (commercial) $-40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C}$ , $\text{Vcc} = 3.0\text{V}$ to $5.5\text{V}$ (industrial) $-40^{\circ}\text{C} \leq \text{TA} \leq +125^{\circ}\text{C}$ , $\text{Vcc} = 4.5\text{V}$ to $5.5\text{V}$ (extended)					
Parameter	Symbol	Min	Max	Units	Conditions
Clock frequency	FCLK	—	100	kHz	$4.5\text{V} \leq \text{Vcc} \leq 5.5\text{V}$ (E Temp range)
		—	100		$3.0\text{V} \leq \text{Vcc} \leq 4.5\text{V}$
		—	400		$4.5\text{V} \leq \text{Vcc} \leq 5.5\text{V}$
Clock high time	THIGH	4000	—	ns	$4.5\text{V} \leq \text{Vcc} \leq 5.5\text{V}$ (E Temp range)
		4000	—		$3.0\text{V} \leq \text{Vcc} \leq 4.5\text{V}$
		600	—		$4.5\text{V} \leq \text{Vcc} \leq 5.5\text{V}$
Clock low time	TLOW	4700	—	ns	$4.5\text{V} \leq \text{Vcc} \leq 5.5\text{V}$ (E Temp range)
		4700	—		$3.0\text{V} \leq \text{Vcc} \leq 4.5\text{V}$
		1300	—		$4.5\text{V} \leq \text{Vcc} \leq 5.5\text{V}$
SDA and SCL rise time (Note 1)	TR	—	1000	ns	$4.5\text{V} \leq \text{Vcc} \leq 5.5\text{V}$ (E Temp range)
		—	1000		$3.0\text{V} \leq \text{Vcc} \leq 4.5\text{V}$
		—	300		$4.5\text{V} \leq \text{Vcc} \leq 5.5\text{V}$
SDA and SCL fall time	TF	—	300	ns	(Note 1)
START condition hold time	THD:STA	4000	—	ns	$4.5\text{V} \leq \text{Vcc} \leq 5.5\text{V}$ (E Temp range)
		4000	—		$3.0\text{V} \leq \text{Vcc} \leq 4.5\text{V}$
		600	—		$4.5\text{V} \leq \text{Vcc} \leq 5.5\text{V}$
START condition setup time	TSU:STA	4700	—	ns	$4.5\text{V} \leq \text{Vcc} \leq 5.5\text{V}$ (E Temp range)
		4700	—		$3.0\text{V} \leq \text{Vcc} \leq 4.5\text{V}$
		600	—		$4.5\text{V} \leq \text{Vcc} \leq 5.5\text{V}$
Data input hold time	THD:DAT	0	—	ns	(Note 2)
Data input setup time	TSU:DAT	250	—	ns	$4.5\text{V} \leq \text{Vcc} \leq 5.5\text{V}$ (E Temp range)
		250	—		$3.0\text{V} \leq \text{Vcc} \leq 4.5\text{V}$
		100	—		$4.5\text{V} \leq \text{Vcc} \leq 5.5\text{V}$
STOP condition setup time	TSU:STO	4000	—	ns	$4.5\text{V} \leq \text{Vcc} \leq 5.5\text{V}$ (E Temp range)
		4000	—		$3.0\text{V} \leq \text{Vcc} \leq 4.5\text{V}$
		600	—		$4.5\text{V} \leq \text{Vcc} \leq 5.5\text{V}$
Output valid from clock (Note 2)	TAA	—	3500	ns	$4.5\text{V} \leq \text{Vcc} \leq 5.5\text{V}$ (E Temp range)
		—	3500		$3.0\text{V} \leq \text{Vcc} \leq 4.5\text{V}$
		—	900		$4.5\text{V} \leq \text{Vcc} \leq 5.5\text{V}$
Bus free time: Time the bus must be free before a new transmission can start	TBUF	4700	—	ns	$4.5\text{V} \leq \text{Vcc} \leq 5.5\text{V}$ (E Temp range)
		4700	—		$3.0\text{V} \leq \text{Vcc} \leq 4.5\text{V}$
		1300	—		$4.5\text{V} \leq \text{Vcc} \leq 5.5\text{V}$
Output fall time from VIH minimum to VIL maximum	TOF	20+0.1 CB	250	ns	(Note 1), CB $\leq 100$ pF
Input filter spike suppression (SDA and SCL pins)	TSP	—	50	ns	(Notes 1, 3)
Write cycle time	TWC	—	4	ms	
Endurance		1M	—	cycles	25°C, $\text{Vcc} = 5.0\text{V}$ , Block Mode (Note 4)

**Note 1:** Not 100% tested. CB = total capacitance of one bus line in pF.

- 2: As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL and avoid unintended generation of START or STOP conditions.
- 3: The combined TSP and VHYS specifications are due to new Schmitt Trigger inputs which provide improved noise spike suppression. This eliminates the need for a TI specification for standard operation.
- 4: This parameter is not tested but ensured by characterization. For endurance estimates in a specific application, please consult the Total Endurance Model which can be obtained on Microchip's website.

## 14.0 PACKAGING INFORMATION

### 14.1 Package Marking Information

8-Lead PDIP (300 mil)



Example




8-Lead SOIC (208 mil)




Example



8-Lead Windowed Ceramic Side Brazed (300 mil)



Example



**Legend:** MM...M Microchip part number information  
XX...X Customer specific information\*  
AA Year code (last 2 digits of calendar year)  
BB Week code (week of January 1 is week '01')  
C Facility code of the plant at which wafer is manufactured  
O = Outside Vendor  
C = 5" Line  
S = 6" Line  
H = 8" Line  
D Mask revision number  
E Assembly code of the plant or country of origin in which part was assembled

**Note:** In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line thus limiting the number of available characters for customer specific information.

- \* Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask rev#, and assembly code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

## I

I/O Interfacing.....	25
I/O Ports.....	25
I/O Programming Considerations.....	31
ID Locations .....	53
INCFL Instruction .....	76
INCFSZ Instruction.....	76
In-Circuit Serial Programming .....	53, 67
INDF Register .....	14, 23
Indirect Addressing .....	23
Initialization Conditions for All Registers .....	59
Instruction Cycle.....	10
Instruction Flow/Pipelining .....	10
Instruction Format .....	69
Instruction Set	
ADDLW .....	72
ADDWF .....	72
ANDLW .....	72
ANDWF .....	72
BCF .....	73
BSF .....	73
BTFSCL .....	73
BTFSZ .....	74
CALL .....	74
CLRF .....	74
CLRWF .....	74
CLRWD .....	75
COMF .....	75
DECFL .....	75
DECFSZ.....	75
GOTO .....	76
INCFL .....	76
INCFSZ.....	76
IORLW .....	76
IORWF .....	77
MOVFL .....	77
MOVLF .....	77
MOVWF .....	77
NOP .....	78
OPTION .....	78
RETFL .....	78
RETLW .....	78
RETURN .....	79
RLF .....	79
RRF .....	79
SLEEP .....	79
SUBLW .....	80
SUBWF .....	80
SWAPF .....	81
TRIS .....	81
XORLW .....	81
XORWF .....	81
Section .....	69
INTCON Register .....	17
INTEGDG bit.....	16
Internal Sampling Switch (Rss) Impedence .....	48
Interrupts .....	53
A/D .....	62
GP2/INT .....	62
GPIO Port .....	62
Section .....	62
TMR0 .....	64
TMR0 Overflow .....	62
IORLW Instruction.....	76
IORWF Instruction.....	77
IRP bit .....	15

## K

KeeLoq® Evaluation and Programming Tools .....	86
--	----

## L

Loading of PC .....	22
---------------------	----

## M

MCLR.....	56, 59
-----------	--------

## Memory

Data Memory .....	11
Program Memory .....	11
Register File Map - PIC12CE67X .....	12

MOVFL Instruction.....	77
------------------------	----

MOVLW Instruction.....	77
------------------------	----

MOVWF Instruction .....	77
-------------------------	----

MPLAB Integrated Development Environment Software....	83
---	----

## N

NOP Instruction .....	78
-----------------------	----

## O

Opcode .....	69
--------------	----

OPTION Instruction .....	78
--------------------------	----

OPTION Register.....	16
----------------------	----

Orthogonal .....	7
------------------	---

OSC selection.....	53
--------------------	----

OSCCAL Register.....	21
----------------------	----

## Oscillator

EXTRC .....	58
HS.....	58
INTRC.....	58
LP .....	58
XT .....	58

Oscillator Configurations.....	54
--------------------------------	----

## Oscillator Types

EXTRC .....	54
HS.....	54
INTRC.....	54
LP .....	54
XT .....	54

## P

Package Marking Information .....	115
-----------------------------------	-----

Packaging Information .....	115
-----------------------------	-----

Paging, Program Memory .....	22
------------------------------	----

PCL.....	70
----------	----

PCL Register .....	13, 14, 22
--------------------	------------

PCLATH.....	59
-------------	----

PCLATH Register .....	13, 14, 22
-----------------------	------------

PCON Register .....	20, 58
---------------------	--------

PD bit .....	15, 56
--------------	--------

PICDEM-1 Low-Cost PIC MCU Demo Board .....	85
--	----

PICDEM-2 Low-Cost PIC16CXX Demo Board.....	85
--	----

PICDEM-3 Low-Cost PIC16CXXX Demo Board .....	85
--	----

PICSTART® Plus Entry Level Development System .....	85
---	----

PIE1 Register.....	18
--------------------	----

Pinout Description - PIC12CE67X .....	9
---------------------------------------	---

PIR1 Register .....	19
---------------------	----

POP .....	22
-----------	----

POR .....	58
-----------	----

Oscillator Start-up Timer (OST) .....	53, 58
---------------------------------------	--------

Power Control Register (PCON).....	58
------------------------------------	----

Power-on Reset (POR).....	53, 58, 59
---------------------------	------------

Power-up Timer (PWRT) .....	53, 58
-----------------------------	--------

Power-Up-Timer (PWRT) .....	58
-----------------------------	----

Time-out Sequence .....	58
-------------------------	----

Time-out Sequence on Power-up.....	60
------------------------------------	----

TO .....	56
----------	----

Power .....	56
-------------	----

Power-down Mode (SLEEP) .....	66
Prescaler, Switching Between Timer0 and WDT .....	43
PRO MATE® II Universal Programmer .....	85
Program Branches .....	7
Program Memory	
Paging.....	22
Program Verification .....	67
PS0 bit .....	16
PS1 bit .....	16
PS2 bit .....	16
PSA bit .....	16
PUSH .....	22
<b>R</b>	
RC Oscillator .....	55
Read Modify Write .....	31
Read-Modify-Write .....	31
Register File .....	11
Registers	
Map	
PIC12C67X.....	12
Reset Conditions.....	59
Reset.....	53, 56
Reset Conditions for Special Registers .....	59
RETFIE Instruction.....	78
RETLW Instruction .....	78
RETURN Instruction .....	79
RLF Instruction.....	79
RP0 bit .....	11, 15
RP1 bit .....	15
RRF Instruction .....	79
<b>S</b>	
SEEVAL® Evaluation and Programming System .....	86
Services	
One-Time-Programmable (OTP) .....	5
Quick-Turnaround-Production (QTP).....	5
Serialized Quick-Turnaround Production (SQTP).....	5
SFR .....	70
SFR As Source/Destination .....	70
SLEEP .....	53, 56
SLEEP Instruction .....	79
Software Simulator (MPLAB-SIM) .....	84
Special Features of the CPU .....	53
Special Function Register	
PIC12C67X .....	13
Special Function Registers .....	70
Special Function Registers, Section .....	12
Stack .....	22
Overflows .....	22
Underflow .....	22
STATUS Register .....	15
SUBLW Instruction.....	80
SUBWF Instruction .....	80
SWAPF Instruction.....	81
<b>T</b>	
T0CS bit.....	16
TAD .....	49
Timer0	
RTCC .....	59
Timers	
Timer0	
Block Diagram .....	39
External Clock .....	41
External Clock Timing.....	41
Increment Delay .....	41
Interrupt .....	39
Interrupt Timing .....	40
Prescaler .....	42
Prescaler Block Diagram .....	42
Section .....	39
Switching Prescaler Assignment .....	43
Synchronization .....	41
T0CKI .....	41
T0IF .....	64
Timing .....	39
TMR0 Interrupt .....	64
Timing Diagrams	
A/D Conversion .....	106
CLKOUT and I/O .....	102
External Clock Timing.....	100
Time-out Sequence .....	60
Timer0 .....	39
Timer0 Interrupt Timing .....	40
Timer0 with External Clock .....	41
Wake-up from Sleep via Interrupt .....	67
TO bit .....	15
TOSE bit .....	16
TRIS Instruction .....	81
TRIS Register .....	14, 25, 31
Two's Complement .....	7
<b>U</b>	
UV Erasable Devices .....	5
<b>W</b>	
W Register	
ALU .....	7
Wake-up from SLEEP .....	66
Watchdog Timer (WDT) .....	53, 56, 59, 65
WDT .....	59
Block Diagram .....	65
Period .....	65
Programming Considerations .....	65
Timeout .....	59
WWW, On-Line Support .....	2
<b>X</b>	
XORLW Instruction .....	81
XORWF Instruction .....	81
<b>Z</b>	
Z bit .....	15
Zero bit .....	7

# **PIC12C67X**

---

---

---

---

## Worldwide Sales and Service

---

---

**AMERICAS**

**Corporate Office**  
2355 West Chandler Blvd.  
Chandler, AZ 85224-6199  
Tel: 480-792-7200  
Fax: 480-792-7277  
Technical Support:  
<http://www.microchip.com/>  
support  
Web Address:  
[www.microchip.com](http://www.microchip.com)

**Atlanta**

Duluth, GA  
Tel: 678-957-9614  
Fax: 678-957-1455

**Boston**

Westborough, MA  
Tel: 774-760-0087  
Fax: 774-760-0088

**Chicago**

Itasca, IL  
Tel: 630-285-0071  
Fax: 630-285-0075

**Cleveland**

Independence, OH  
Tel: 216-447-0464  
Fax: 216-447-0643

**Dallas**

Addison, TX  
Tel: 972-818-7423  
Fax: 972-818-2924

**Detroit**

Farmington Hills, MI  
Tel: 248-538-2250  
Fax: 248-538-2260

**Indianapolis**

Noblesville, IN  
Tel: 317-773-8323  
Fax: 317-773-5453

**Los Angeles**

Mission Viejo, CA  
Tel: 949-462-9523  
Fax: 949-462-9608

**Santa Clara**

Santa Clara, CA  
Tel: 408-961-6444  
Fax: 408-961-6445

**Toronto**

Mississauga, Ontario,  
Canada  
Tel: 905-673-0699  
Fax: 905-673-6509

**ASIA/PACIFIC**

**Asia Pacific Office**  
Suites 3707-14, 37th Floor  
Tower 6, The Gateway  
Harbour City, Kowloon  
Hong Kong  
Tel: 852-2401-1200  
Fax: 852-2401-3431

**Australia - Sydney**  
Tel: 61-2-9868-6733  
Fax: 61-2-9868-6755

**China - Beijing**  
Tel: 86-10-8569-7000  
Fax: 86-10-8528-2104

**China - Chengdu**  
Tel: 86-28-8665-5511  
Fax: 86-28-8665-7889

**China - Chongqing**  
Tel: 86-23-8980-9588  
Fax: 86-23-8980-9500

**China - Hangzhou**  
Tel: 86-571-2819-3187  
Fax: 86-571-2819-3189

**China - Hong Kong SAR**  
Tel: 852-2943-5100  
Fax: 852-2401-3431

**China - Nanjing**  
Tel: 86-25-8473-2460  
Fax: 86-25-8473-2470

**China - Qingdao**  
Tel: 86-532-8502-7355  
Fax: 86-532-8502-7205

**China - Shanghai**  
Tel: 86-21-5407-5533  
Fax: 86-21-5407-5066

**China - Shenyang**  
Tel: 86-24-2334-2829  
Fax: 86-24-2334-2393

**China - Shenzhen**  
Tel: 86-755-8864-2200  
Fax: 86-755-8203-1760

**China - Wuhan**  
Tel: 86-27-5980-5300  
Fax: 86-27-5980-5118

**China - Xian**  
Tel: 86-29-8833-7252  
Fax: 86-29-8833-7256

**China - Xiamen**  
Tel: 86-592-2388138  
Fax: 86-592-2388130

**China - Zhuhai**  
Tel: 86-756-3210040  
Fax: 86-756-3210049

**ASIA/PACIFIC**

**India - Bangalore**  
Tel: 91-80-3090-4444  
Fax: 91-80-3090-4123

**India - New Delhi**  
Tel: 91-11-4160-8631  
Fax: 91-11-4160-8632

**India - Pune**  
Tel: 91-20-2566-1512  
Fax: 91-20-2566-1513

**Japan - Osaka**  
Tel: 81-6-6152-7160  
Fax: 81-6-6152-9310

**Japan - Tokyo**  
Tel: 81-3-6880-3770  
Fax: 81-3-6880-3771

**Korea - Daegu**  
Tel: 82-53-744-4301  
Fax: 82-53-744-4302

**Korea - Seoul**  
Tel: 82-2-554-7200  
Fax: 82-2-558-5932 or  
82-2-558-5934

**Malaysia - Kuala Lumpur**  
Tel: 60-3-6201-9857  
Fax: 60-3-6201-9859

**Malaysia - Penang**  
Tel: 60-4-227-8870  
Fax: 60-4-227-4068

**Philippines - Manila**  
Tel: 63-2-634-9065  
Fax: 63-2-634-9069

**Singapore**  
Tel: 65-6334-8870  
Fax: 65-6334-8850

**Taiwan - Hsin Chu**  
Tel: 886-3-5778-366  
Fax: 886-3-5770-955

**Taiwan - Kaohsiung**  
Tel: 886-7-213-7828  
Fax: 886-7-330-9305

**Taiwan - Taipei**  
Tel: 886-2-2508-8600  
Fax: 886-2-2508-0102

**Thailand - Bangkok**  
Tel: 66-2-694-1351  
Fax: 66-2-694-1350

**EUROPE**

**Austria - Wels**  
Tel: 43-7242-2244-39  
Fax: 43-7242-2244-393

**Denmark - Copenhagen**  
Tel: 45-4450-2828  
Fax: 45-4485-2829

**France - Paris**  
Tel: 33-1-69-53-63-20  
Fax: 33-1-69-30-90-79

**Germany - Munich**  
Tel: 49-89-627-144-0  
Fax: 49-89-627-144-44

**Italy - Milan**  
Tel: 39-0331-742611  
Fax: 39-0331-466781

**Netherlands - Drunen**  
Tel: 31-416-690399  
Fax: 31-416-690340

**Spain - Madrid**  
Tel: 34-91-708-08-90  
Fax: 34-91-708-08-91

**UK - Wokingham**  
Tel: 44-118-921-5869  
Fax: 44-118-921-5820