# E·XFL



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Obsolete   |
|----------------------------|--|
| Core Processor             | PIC  |
| Core Size                  | 8-Bit  |
| Speed                      | 4MHz   |
| Connectivity               | -  |
| Peripherals                | POR, WDT   |
| Number of I/O              | 5  |
| Program Memory Size        | 1.75KB (1K x 14)   |
| Program Memory Type        | ОТР  |
| EEPROM Size                | -  |
| RAM Size                   | 128 x 8  |
| Voltage - Supply (Vcc/Vdd) | 2.5V ~ 5.5V  |
| Data Converters            | A/D 4x8b   |
| Oscillator Type            | Internal   |
| Operating Temperature      | -40°C ~ 85°C (TA)  |
| Mounting Type              | Surface Mount  |
| Package / Case             | 8-VDFN Exposed Pad   |
| Supplier Device Package    | 8-DFN-S (6x5)  |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/pic12lc671t-04i-mf |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 2.0 PIC12C67X DEVICE VARIETIES

A variety of frequency ranges and packaging options are available. Depending on application and production requirements, the proper device option can be selected using the information in the PIC12C67X Product Identification System section at the end of this data sheet. When placing orders, please use that page of the data sheet to specify the correct part number.

For example, the PIC12C67X device "type" is indicated in the device number:

- 1. **C**, as in PIC12**C**671. These devices have EPROM type memory and operate over the standard voltage range.
- 2. LC, as in PIC12LC671. These devices have EPROM type memory and operate over an extended voltage range.
- 3. **CE**, as in PIC12**CE**674. These devices have EPROM type memory, EEPROM data memory and operate over the standard voltage range.
- 4. **LCE**, as in PIC12**LCE**674. These devices have EPROM type memory, EEPROM data memory and operate over an extended voltage range.

#### 2.1 UV Erasable Devices

The UV erasable version, offered in windowed package, is optimal for prototype development and pilot programs.

The UV erasable version can be erased and reprogrammed to any of the configuration modes. Microchip's PICSTART<sup>®</sup> Plus and PRO MATE<sup>®</sup> programmers both support the PIC12C67X. Third party programmers also are available; refer to the Microchip Third Party Guide for a list of sources.

Note: Please note that erasing the device will also erase the pre-programmed internal calibration value for the internal oscillator. The calibration value must be saved prior to erasing the part.

#### 2.2 <u>One-Time-Programmable (OTP)</u> <u>Devices</u>

The availability of OTP devices is especially useful for customers who need the flexibility for frequent code updates and small volume applications.

The OTP devices, packaged in plastic packages, permit the user to program them once. In addition to the program memory, the configuration bits must also be programmed.

#### 2.3 <u>Quick-Turn-Programming (QTP)</u> <u>Devices</u>

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who choose not to program a medium to high quantity of units and whose code patterns have stabilized. The devices are identical to the OTP devices, but with all EPROM locations and configuration options already programmed by the factory. Certain code and prototype verification procedures apply before production shipments are available. Please contact your local Microchip Technology sales office for more details.

#### 2.4 <u>Serialized Quick-Turn Programming</u> (SQTP<sup>SM</sup>) Devices

Microchip offers a unique programming service where a few user-defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random, or sequential.

Serial programming allows each device to have a unique number which can serve as an entry-code, password, or ID number.

# 3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC12C67X family can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC12C67X uses a Harvard architecture, in which program and data are accessed from separate memories using separate buses. This improves bandwidth over traditional von Neumann architecture in which program and data are fetched from the same memory using the same bus. Separating program and data buses also allow instructions to be sized differently than the 8-bit wide data word. Instruction opcodes are 14bits wide making it possible to have all single word instructions. A 14-bit wide program memory access bus fetches a 14-bit instruction in a single instruction cycle. A two-stage pipeline overlaps fetch and execution of instructions (Example 3-1). Consequently, all instructions (35) execute in a single cycle (200 ns @ 20 MHz) except for program branches.

The table below lists program memory (EPROM), data memory (RAM), and non-volatile memory (EEPROM) for each PIC12C67X device.

| Device     | Program<br>Memory | RAM Data<br>Memory | EEPROM<br>Data<br>Memory |
|------------|-------------------|--------------------|--------------------------|
| PIC12C671  | 1K x 14           | 128 x 8            | _                        |
| PIC12C672  | 2K x 14           | 128 x 8            | —                        |
| PIC12CE673 | 1K x 14           | 128 x 8            | 16x8                     |
| PIC12CE674 | 2K x 14           | 128 x 8            | 16x8                     |

The PIC12C67X can directly or indirectly address its register files or data memory. All special function registers, including the program counter, are mapped in the data memory. The PIC12C67X has an orthogonal (symmetrical) instruction set that makes it possible to carry out any operation on any register using any addressing mode. This symmetrical nature and lack of 'special optimal situations' make programming with the PIC12C67X simple yet efficient. In addition, the learning curve is reduced significantly.

PIC12C67X devices contain an 8-bit ALU and working register. The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between the data in the working register and any register file.

The ALU is 8-bits wide and capable of addition, subtraction, shift and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. In two-operand instructions, typically one operand is the working register (W register). The other operand is a file register or an immediate constant. In single operand instructions, the operand is either the W register or a file register.

The W register is an 8-bit working register used for ALU operations. It is not an addressable register.

Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC), and Zero (Z) bits in the STATUS register. The C and DC bits operate as a borrow bit and a digit borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.



#### FIGURE 5-5: BLOCK DIAGRAM OF GP5/OSC1/CLKIN PIN

### 6.0 EEPROM PERIPHERAL OPERATION

The PIC12CE673 and PIC12CE674 each have 16 bytes of EEPROM data memory. The EEPROM memory has an endurance of 1,000,000 erase/write cycles and a data retention of greater than 40 years. The EEPROM data memory supports a bi-directional 2-wire bus and data transmission protocol. These two-wires are serial data (SDA) and serial clock (SCL), that are mapped to bit6 and bit7, respectively, of the GPIO register (SFR 06h). Unlike the GP0-GP5 that are connected to the I/O pins, SDA and SCL are only connected to the internal EEPROM peripheral. For most applications, all that is required is calls to the following functions:

| ;  | Byte_Write: Byte write routine            |
|----|---|
| ;  | Inputs: EEPROM Address EEADDR             |
| ;  | EEPROM Data EEDATA                        |
| ;  | Outputs: Return 01 in W if OK, else       |
|    | return 00 in W                            |
| ;  |   |
| ;  | Read_Current: Read EEPROM at address      |
| cι | irrently held by EE device.               |
| ;  | Inputs: NONE                              |
| ;  | Outputs: EEPROM Data EEDATA               |
| ;  | Return 01 in W if OK, else                |
|    | return 00 in W                            |
| ;  |   |
| ;  | Read_Random: Read EEPROM byte at supplied |
| ac | ldress                                    |
| ;  | Inputs: EEPROM Address EEADDR             |
| ;  | Outputs: EEPROM Data EEDATA               |
| ;  | Return 01 in W if OK,                     |
|    | else return 00 in W                       |
|    |   |

The code for these functions is available on our web site (www.microchip.com). The code will be accessed by either including the source code FL67XINC.ASM or by linking FLASH67X.ASM. FLASH67X.INC provides external definition to the calling program.

#### 6.0.1 SERIAL DATA

SDA is a bi-directional pin used to transfer addresses and data into and data out of the device.

For normal data transfer, SDA is allowed to change only during SCL low. Changes during SCL high are reserved for indicating the START and STOP conditions.

#### 6.0.2 SERIAL CLOCK

This SCL signal is used to synchronize the data transfer from and to the EEPROM.

#### 6.1 Bus Characteristics

The following **bus protocol** is to be used with the EEPROM data memory. In this section, the term "processor" is used to denote the portion of the PIC12C67X that interfaces to the EEPROM via software.

• Data transfer may be initiated only when the bus is not busy.

During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH will be interpreted as a START or STOP condition.

Accordingly, the following bus conditions have been defined (Figure 6-3).

6.1.1 BUS NOT BUSY (A)

Both data and clock lines remain HIGH.

6.1.2 START DATA TRANSFER (B)

A HIGH to LOW transition of the SDA line while the clock (SCL) is HIGH determines a START condition. All commands must be preceded by a START condition.

6.1.3 STOP DATA TRANSFER (C)

A LOW to HIGH transition of the SDA line while the clock (SCL) is HIGH determines a STOP condition. All operations must be ended with a STOP condition.

#### 6.1.4 DATA VALID (D)

The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal.

The data on the line must be changed during the LOW period of the clock signal. There is one bit of data per clock pulse.

Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of the data bytes transferred between the START and STOP conditions is determined by the available data EEPROM space.

#### 7.3 <u>Prescaler</u>

An 8-bit counter is available as a prescaler for the Timer0 module, or as a postscaler for the Watchdog Timer, respectively (Figure 7-6). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet. Note that there is only one prescaler available which is mutually exclusively shared between the Timer0 module and the Watchdog Timer. Thus, a prescaler assignment for the Timer0 module means that there is no prescaler for the Watchdog Timer, and vice-versa.

The PSA and PS<2:0> bits (OPTION<3:0>) determine the prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (i.e., CLRF 1, MOVWF 1, BSF 1, x..., etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the Watchdog Timer. The prescaler is not readable or writable.





#### 8.4 <u>A/D Conversions</u>

;

;

;

Example 8-2 shows how to perform an A/D conversion. The GPIO pins are configured as analog inputs. The analog reference (VREF) is the device VDD. The A/D interrupt is enabled and the A/D conversion clock is FRC. The conversion is performed on the GP0 channel.

| Note: | The GO/DONE bit should NOT be set in        |
|-------|---|
|       | the same instruction that turns on the A/D. |

Clearing the GO/DONE bit during a conversion will abort the current conversion. The ADRES register will NOT be updated with the partially completed A/D conversion sample. That is, the ADRES register will continue to contain the value of the last completed conversion (or the last value written to the ADRES register). After the A/D conversion is aborted, a 2TAD wait is required before the next acquisition is started. After this 2TAD wait, an acquisition is automatically started on the selected channel.

#### EXAMPLE 8-2: DOING AN A/D CONVERSION

|    | BSF       | STATUS,   | RP0     | ;      | Select Page 1                                       |
|----|-----------|-----------|---------|--------|---|
|    | CLRF      | ADCON1    |         | ;      | Configure A/D inputs                                |
|    | BSF       | PIE1,     | ADIE    | ;      | Enable A/D interrupts                               |
|    | BCF       | STATUS,   | RP0     | ;      | Select Page 0                                       |
|    | MOVLW     | 0xC1      |         | ;      | RC Clock, A/D is on, Channel 0 is selected          |
|    | MOVWF     | ADCON0    |         | ;      |   |
|    | BCF       | PIR1,     | ADIF    | ;      | Clear A/D interrupt flag bit                        |
|    | BSF       | INTCON,   | PEIE    | ;      | Enable peripheral interrupts                        |
|    | BSF       | INTCON,   | GIE     | ;      | Enable all interrupts                               |
|    |           |           |         |        |   |
| Er | nsure tha | at the re | equired | sampli | ng time for the selected input channel has elapsed. |

Then the conversion may be started.

| BSF | ADCON0, GO | ; Start A/D Conversion                             |
|-----|------------|--|
| :   |            | ; The ADIF bit will be set and the GO/DONE bit     |
| :   |            | ; is cleared upon completion of the A/D Conversion |



FIGURE 9-6: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT

# PIC12C67X



#### FIGURE 9-8: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2



#### FIGURE 9-9: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD)



|--|

| ; a1   a2   a3   a<br>osc1 ///////   | 4 ; Q1   Q2   Q3   Q4<br>_/~~ |                       | Q1  Q2  Q3  Q4 | a1 a2 a3 a4<br>/\_/\_/\_/     | 01 02 03 04 | Q1 Q2 Q3 Q4; |
|--|-------------------------------|-----------------------|----------------|-------------------------------|-------------|--------------|
| CLKOUT(4)  | -∖/                           | Tost(2)               | /              | \/                            | \/¦         |              |
| GPIO pin   | <br>                          | x                     |                | I<br>I<br>I                   |             |              |
| GPIF flag<br>(INTCON<0>)   |                               |                       |                | Interrupt Latency<br>(Note 3) |             | i            |
| GIE bit<br>(INTCON<7>)   | <br><br>                      | Processor in<br>SLEEP |                |                               |             |              |
| INSTRUCTION FLOW   | 1                             |                       |                | i i                           |             | 1            |
| РС Х РС  | X PC+1                        | X PC+2                | PC+2           | X PC + 2                      | X 0004h     | 0005h        |
| Instruction $\begin{cases} Inst(PC) = SLEEF \\ Inst(PC) = SLEEF \end{cases}$ | Inst(PC + 1)                  | I I I                 | Inst(PC + 2)   | I I I                         | Inst(0004h) | Inst(0005h)  |
| Instruction<br>executed Inst(PC - 1)   | SLEEP                         | I i                   | Inst(PC + 1)   | Dummy cycle                   | Dummy cycle | Inst(0004h)  |

Note 1: XT, HS or LP oscillator mode assumed.

- 2: TOST = 1024TOSC (drawing not to scale) This delay will not be there for INTRC and EXTRC osc mode.
- **3:** GIE = '1' assumed. In this case after wake- up, the processor jumps to the interrupt routine. If GIE = '0', execution will continue in-line.
- 4: CLKOUT is not available in XT, HS or LP osc modes, but shown here for timing reference.

#### 9.9 Program Verification/Code Protection

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

| Note: | Microchip does not recommend code pro- |
|-------|--|
|       | tecting windowed devices.              |

#### 9.10 ID Locations

Four memory locations (2000h - 2003h) are designated as ID locations, where the user can store checksum or other code-identification numbers. These locations are not accessible during normal execution, but are readable and writable during program/verify. It is recommended that only the 4 least significant bits of the ID location are used.

#### 9.11 In-Circuit Serial Programming

PIC12C67X microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

The device is placed into a program/verify mode by holding the GP1 and GP0 pins low, while raising the  $\overline{\text{MCLR}}$  (VPP) pin from VIL to VIHH (see programming specification). GP1 (clock) becomes the programming clock and GP0 (data) becomes the programming data. Both GP0 and GP1 are Schmitt Trigger inputs in this mode.

After reset, and if the device is placed into programming/verify mode, the program counter (PC) is at location 00h. A 6-bit command is then supplied to the device. Depending on the command, 14-bits of program data are then supplied to or from the device, depending if the command was a load or a read. For complete details of serial programming, please refer to the PIC12C67X Programming Specifications.

#### FIGURE 9-17: TYPICAL IN-CIRCUIT SERIAL PROGRAMMING CONNECTION



## **10.0 INSTRUCTION SET SUMMARY**

Each PIC12C67X instruction is a 14-bit word divided into an OPCODE which specifies the instruction type and one or more operands which further specify the operation of the instruction. The PIC12C67X instruction set summary in Table 10-2 lists **byte-oriented**, **bitoriented**, and **literal and control** operations. Table 10-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight or eleven bit constant or literal value.

# TABLE 10-1: OPCODE FIELD DESCRIPTIONS

| Field         | Description  |
|---------------|--|
| f             | Register file address (0x00 to 0x7F)   |
| W             | Working register (accumulator)   |
| b             | Bit address within an 8-bit file register  |
| k             | Literal field, constant data or label  |
| x             | Don't care location (= 0 or 1)<br>The assembler will generate code with $x = 0$ . It is the<br>recommended form of use for compatibility with all<br>Microchip software tools. |
| d             | Destination select; d = 0: store result in W,<br>d = 1: store result in file register f.<br>Default is d = 1   |
| label         | Label name   |
| TOS           | Top of Stack   |
| PC            | Program Counter  |
| PCLATH        | Program Counter High Latch   |
| GIE           | Global Interrupt Enable bit  |
| WDT           | Watchdog Timer/Counter   |
| TO            | Time-out bit   |
| PD            | Power-down bit   |
| dest          | Destination either the W register or the specified register file location  |
| []            | Options  |
| ()            | Contents   |
| $\rightarrow$ | Assigned to  |
| <>            | Register bit field   |
| ∈             | In the set of  |
| italics       | User defined term (font is courier)  |

The instruction set is highly orthogonal and is grouped into three basic categories:

- Byte-oriented operations
- Bit-oriented operations
- Literal and control operations

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles with the second cycle executed as a NOP. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1  $\mu$ s. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2  $\mu$ s.

Table 10-2 lists the instructions recognized by the MPASM assembler.

Figure 10-1 shows the three general formats that the instructions can have.

**Note:** To maintain upward compatibility with future PIC12C67X products, <u>do not use</u> the OPTION and TRIS instructions.

All examples use the following format to represent a hexadecimal number:

0xhh

where h signifies a hexadecimal digit.

#### FIGURE 10-1: GENERAL FORMAT FOR INSTRUCTIONS

| Byte-oriented file                                      | reais                          | ster or                 | oerat       | tions       |   |
|---|--------------------------------|-------------------------|-------------|-------------|---|
| 13  | . 8                            | 7                       | 6           |             | 0 |
| OPCODE  | -                              | d                       |             | f (FILE #)  |   |
| d = 0 for des<br>d = 1 for des<br>f = 7-bit file        | tinati<br>tinati<br>regis      | on W<br>on f<br>ter ad  | dres        | s           |   |
| Bit-oriented file re                                    | egiste                         | er ope                  | ratio       | ns          |   |
| 13  | 10                             | 9                       | 7           | 6           | 0 |
| OPCODE  |                                | b (Bl                   | T #)        | f (FILE #)  |   |
| b = 3-bit bit a<br>f = 7-bit file<br>Literal and contro | addre<br>regis<br><b>ol</b> op | ess<br>ter ad<br>eratio | ldres<br>ns | S           |   |
| General   | •                              |                         |             |             |   |
| 13  |                                | 8                       | 7           |             | 0 |
| OPCODE  |                                |                         |             | k (literal) |   |
| k = 8-bit imr   | nedia                          | ate va                  | lue         |             |   |
| CALL and GOTO in  | struc                          | tions                   | only        |             |   |
| <u>13</u> 11  | 10                             |                         |             |             | 0 |
| OPCODE  |                                |                         | k (         | (literal)   |   |
| k = 11-bit im   | med                            | iate v                  | alue        |             |   |

# **PIC12C67X**

| BTFSS   | Bit Test f  | i, Skip if S   | Set   |   |
|---|---|--|---|---|
| Syntax:   | [ <i>label</i> ] B  | TFSS f,I   | C   |   |
| Operands:   | $\begin{array}{l} 0 \leq f \leq 12 \\ 0 \leq b < 7 \end{array}$   | 7  |   |   |
| Operation:  | skip if (f<   | b>) = 1  |   |   |
| Status Affected:  | None  |  |   |   |
| Encoding:   | 01  | 11bb   | bfff  | ffff  |
| Description:  | If bit 'b' in<br>next instr<br>If bit 'b' is<br>tion fetch<br>instructio<br>and a NO<br>making th   | register '<br>uction is s<br>'1', then t<br>ed during<br>n execution<br>P is execution<br>nis a 2 cyce   | f' is '1', the<br>skipped.<br>the next ir<br>the curre<br>on, is disc<br>ited instea<br>cle instruc   | en the<br>nstruc-<br>nt<br>arded<br>ad,<br>stion.       |
| Words:  | 1   |  |   |   |
| Cycles:   | 1(2)  |  |   |   |
| Example   | HERE<br>FALSE<br>TRUE   | BTFSS<br>GOTO<br>•<br>•  | FLAG,1<br>PROCES<br>DE  | SS_CO   |
|   | Before In   | struction  |   |   |
|   | After Inst  | ruction<br>if FLAG<1><br>PC =  | > = 0,<br>address F   | ALSE  |
|   |   | if FLAG<1><br>PC =   | > = 1,<br>address ⊤   | RUE   |
| CALL  | Call Sub  | if FLAG<1><br>PC =   | > = 1,<br>address ⊤   | RUE   |
| CALL<br>Syntax:   | Call Sub  | if FLAG<1><br>PC =<br>routine<br>CALL k  | > = 1,<br>address ⊤   | RUE   |
| <b>CALL</b><br>Syntax:<br>Operands:   | <b>Call Sub</b><br>[ <i>label</i> ]<br>0 ≤ k ≤ 20   | if FLAG<1><br>PC =<br>routine<br>CALL k  | ⇒ = 1,<br>address ⊤   | RUE   |
| CALL<br>Syntax:<br>Operands:<br>Operation:  | Call Sub<br>[label]<br>$0 \le k \le 20$<br>(PC)+ 1-<br>$k \rightarrow PC <$<br>(PCLATH  | if FLAG<1><br>PC =<br>routine<br>CALL k<br>047<br>→ TOS,<br>10:0>,<br><4:3>) →   | PC<12:1   | RUE<br>1>   |
| CALL<br>Syntax:<br>Operands:<br>Operation:<br>Status Affected:  | Call Sub<br>[ $label$ ]<br>$0 \le k \le 20$<br>(PC)+ 1-<br>$k \rightarrow PC \le$<br>(PCLATH<br>None  | if FLAG<1><br>PC =<br><b>routine</b><br>CALL k<br>)47<br>→ TOS,<br>10:0>,<br><4:3>) →  | PC<12:1   | RUE<br>1>   |
| CALL<br>Syntax:<br>Operands:<br>Operation:<br>Status Affected:<br>Encoding:   | Call Sub<br>[ label ]<br>$0 \le k \le 20$<br>(PC)+ 1<br>$k \rightarrow PC <$<br>(PCLATH<br>None<br>10   | if FLAG<1><br>PC =<br>routine<br>CALL k<br>047<br>→ TOS,<br>10:0>,<br><4:3>) →<br>0kkk   | PC<12:1   | RUE<br>1><br>kkkk                                       |
| CALL<br>Syntax:<br>Operands:<br>Operation:<br>Status Affected:<br>Encoding:<br>Description:                                 | Call Sub $[ label ]$ $0 \le k \le 20$ $(PC) + 1 - k \rightarrow PC <$ $(PCLATH)$ None10Call Subraddress (address (the stackat e addre<10:0>. Tare loadea two cyce   | if FLAG<1><br>PC =<br>routine<br>CALL k<br>247<br>$\rightarrow$ TOS,<br>10:0>,<br>$<4:3>$ ) $\rightarrow$<br>0kkk<br>outine. Fi<br>PC+1) is<br>Sis load<br>The elev<br>2sis load<br>The upper<br>d from PC<br>le instruct  | PC<12:1<br>kkkk<br>rst, return<br>pushed o<br>en bit imr<br>ed into PC<br>bits of the<br>CLATH. CZ<br>tion.   | 1><br>kkkk<br>nto<br>nedi-<br>C bits<br>e PC<br>ALL is  |
| CALL<br>Syntax:<br>Operands:<br>Operation:<br>Status Affected:<br>Encoding:<br>Description:<br>Words:                       | Call Sub $[label]$ $0 \le k \le 20$ $(PC)+1-k \rightarrow PC <$ $(PCLATH)$ None10Call Subraddress (the stackate address (the stackate loadea two cyce1  | if FLAG<1><br>PC =<br>routine<br>CALL k<br>047<br>→ TOS,<br>10:0>,<br><4:3>) →<br>0kkk<br>00tine. Fi<br>PC+1) is<br>. The elev<br>iss is load<br>The upper<br>d from PC<br>ele instruct  | PC<12:1<br>kkkk<br>rst, return<br>pushed o<br>en bit imr<br>ed into P(<br>bits of the<br>LATH. CP<br>tion.  | 1><br>kkkk<br>nto<br>nedi-<br>C bits<br>e PC<br>ALL is  |
| CALL<br>Syntax:<br>Operands:<br>Operation:<br>Status Affected:<br>Encoding:<br>Description:<br>Words:<br>Cycles:            | Call Sub $[ label ]$ $0 \le k \le 20$ $(PC)+1-k \rightarrow PC \le 0$ $k \rightarrow PC \le 0$ $(PCLATH)$ None10Call Subraddress (address (address (address (address (address (address (address (at wo cyce12   | if FLAG<1><br>PC =<br>routine<br>CALL k<br>047<br>> TOS,<br>10:0>,<br> <4:3>) →<br>0kkk<br>0utine. Fi<br>PC+1) is<br>ss is load<br>he upper<br>d from PC<br>de instruct  | PC<12:1<br>kkkk<br>rst, return<br>pushed o<br>en bit imt<br>ed into PC<br>bits of the<br>CLATH. CZ<br>tion.   | 1><br>kkkk<br>nto<br>nedi-<br>C bits<br>e PC<br>ALL is  |
| CALL<br>Syntax:<br>Operands:<br>Operation:<br>Status Affected:<br>Encoding:<br>Description:<br>Words:<br>Cycles:<br>Example | Call Sub<br>[ $label$ ]<br>$0 \le k \le 20$<br>(PC)+1-<br>$k \rightarrow PC \le (PCLATH)$<br>None<br>10<br>Call Subr<br>address (<br>the stack<br>ate address (<br>the stack) (   | fFLAG<1><br>PC =<br>routine<br>CALL k<br>047<br>> TOS,<br>10:0>,<br><4:3>) →<br>0kkk<br>outine. Fi<br>PC+1) is<br>ss is load<br>he upper<br>d from PC<br>le instruct<br>CALL<br>CALL<br>T<br>E   | PC<12:1<br>kkkk<br>PC<12:1<br>kkkk<br>rst, return<br>pushed o<br>en bit imr<br>ed into PC<br>bits of the<br>CLATH. CZ<br>tion.  | 1><br>kkkk<br>nto<br>nedi-<br>C bits<br>e PC<br>ALL is  |
| CALL<br>Syntax:<br>Operands:<br>Operation:<br>Status Affected:<br>Encoding:<br>Description:<br>Words:<br>Cycles:<br>Example | Call Sub $[ label ]$ $0 \le k \le 20$ $(PC)+1-k \rightarrow PC <$ $k \rightarrow PC <$ $(PCLATH)$ None10Call Subraddress (address ( <td>if FLAG&lt;1&gt;<br/>PC =<br/>routine<br/>CALL k<br/><math>(-47)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math><br/><math>(-4.3)^{-1}</math></td> <td>PC&lt;12:1<br/>kkkk<br/>rst, return pushed o<br/>en bit imr ed into PG bits of the bits</td> <td>T &gt;<br/>kkkk<br/>nto<br/>nedi-<br/>C bits<br/>e PC<br/>ALL is</td> | if FLAG<1><br>PC =<br>routine<br>CALL k<br>$(-47)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$<br>$(-4.3)^{-1}$ | PC<12:1<br>kkkk<br>rst, return pushed o<br>en bit imr ed into PG bits of the bits | T ><br>kkkk<br>nto<br>nedi-<br>C bits<br>e PC<br>ALL is |

| CLRF             | Clear f   |                      |      |      |  |  |  |
|------------------|---|----------------------|------|------|--|--|--|
| Syntax:          | [label] CLRF f  |                      |      |      |  |  |  |
| Operands:        | $0 \leq f \leq 127$   |                      |      |      |  |  |  |
| Operation:       | $\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$ |                      |      |      |  |  |  |
| Status Affected: | Z   |                      |      |      |  |  |  |
| Encoding:        | 0 0   | 0001                 | lfff | ffff |  |  |  |
| Description:     | The contents of register 'f' are cleared and the Z bit is set.        |                      |      |      |  |  |  |
| Words:           | 1   |                      |      |      |  |  |  |
| Cycles:          | 1   |                      |      |      |  |  |  |
| Example          | CLRF  | FLAG                 | _REG |      |  |  |  |
|                  | Before In   | struction<br>FLAG_RE | EG = | 0x5A |  |  |  |
|                  | $FLAG_REG = 0$ $Z = 1$  |                      |      |      |  |  |  |

| CLRW             | Clear W  |  |
|------------------|--|--|
| Syntax:          | [label] CLRW   |  |
| Operands:        | None   |  |
| Operation:       | $\begin{array}{l} 00h \rightarrow (W) \\ 1 \rightarrow Z \end{array}$    |  |
| Status Affected: | Z  |  |
| Encoding:        | 00 0001 0000 0011  |  |
| Description:     | W register is cleared. Zero bit (Z) is set.                              |  |
| Words:           | 1  |  |
| Cycles:          | 1  |  |
| Example          | CLRW   |  |
|                  | Before Instruction<br>W = 0x5A<br>After Instruction<br>W = 0x00<br>Z = 1 |  |

# 11.0 DEVELOPMENT SUPPORT

The PIC<sup>®</sup> microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
  - MPLAB<sup>®</sup> IDE Software
- Assemblers/Compilers/Linkers
  - MPASM Assembler
  - MPLAB-C17 and MPLAB-C18 C Compilers
  - MPLINK/MPLIB Linker/Librarian
- Simulators
  - MPLAB-SIM Software Simulator
- · Emulators
  - MPLAB-ICE Real-Time In-Circuit Emulator
  - PICMASTER<sup>®</sup>/PICMASTER-CE In-Circuit Emulator
  - ICEPIC™
- In-Circuit Debugger
  - MPLAB-ICD for PIC16F877
- Device Programmers
  - PRO MATE<sup>®</sup> II Universal Programmer
  - PICSTART<sup>®</sup> Plus Entry-Level Prototype Programmer
- · Low-Cost Demonstration Boards
  - SIMICE
  - PICDEM-1
  - PICDEM-2
  - PICDEM-3
  - PICDEM-17
  - SEEVAL®
  - KEELOQ<sup>®</sup>

#### 11.1 <u>MPLAB Integrated Development</u> <u>Environment Software</u>

The MPLAB IDE software brings an ease of software development previously unseen in the 8-bit microcontroller market. MPLAB is a Windows<sup>®</sup>-based application which contains:

- · Multiple functionality
  - editor
  - simulator
  - programmer (sold separately)
  - emulator (sold separately)
- A full featured editor
- A project manager
- · Customizable tool bar and key mapping
- A status bar
- On-line help

MPLAB allows you to:

- Edit your source files (either assembly or 'C')
- One touch assemble (or compile) and download to PIC MCU tools (automatically updates all project information)
- Debug using:
  - source files
  - absolute listing file
  - object code

The ability to use MPLAB with Microchip's simulator, MPLAB-SIM, allows a consistent platform and the ability to easily switch from the cost-effective simulator to the full featured emulator with minimal retraining.

#### 11.2 MPASM Assembler

MPASM is a full featured universal macro assembler for all PIC MCUs. It can produce absolute code directly in the form of HEX files for device programmers, or it can generate relocatable objects for MPLINK.

MPASM has a command line interface and a Windows shell and can be used as a standalone application on a Windows 3.x or greater system. MPASM generates relocatable object files, Intel standard HEX files, MAP files to detail memory usage and symbol reference, an absolute LST file which contains source lines and generated machine code, and a COD file for MPLAB debugging.

MPASM features include:

- MPASM and MPLINK are integrated into MPLAB projects.
- MPASM allows user defined macros to be created for streamlined assembly.
- MPASM allows conditional assembly for multi purpose source files.
- MPASM directives allow complete control over the assembly process.

#### 11.3 <u>MPLAB-C17 and MPLAB-C18</u> <u>C Compilers</u>

The MPLAB-C17 and MPLAB-C18 Code Development Systems are complete ANSI 'C' compilers and integrated development environments for Microchip's PIC17CXXX and PIC18CXXX family of microcontrollers, respectively. These compilers provide powerful integration capabilities and ease of use not found with other compilers.

For easier source level debugging, the compilers provide symbol information that is compatible with the MPLAB IDE memory display.

#### 11.4 MPLINK/MPLIB Linker/Librarian

MPLINK is a relocatable linker for MPASM and MPLAB-C17 and MPLAB-C18. It can link relocatable objects from assembly or C source files along with precompiled libraries using directives from a linker script.

#### FIGURE 12-6: CLKOUT AND I/O TIMING



| TABLE 12-3: | <b>CLKOUT AND I/O TIMING REQUIREMENTS</b> |
|-------------|---|
|             |   |

| Param<br>No. | Sym      | Characteristic  |                     | Min        | Тур† | Мах         | Units | Conditions |
|--------------|----------|---|---------------------|------------|------|-------------|-------|------------|
| 10*          | TosH2ckL | OSC1↑ to CLKOUT↓  |                     | —          | 75   | 200         | ns    | Note 1     |
| 11*          | TosH2ckH | OSC1 <sup>↑</sup> to CLKOUT <sup>↑</sup>                  |                     | _          | 75   | 200         | ns    | Note 1     |
| 12*          | TckR     | CLKOUT rise time  |                     | —          | 35   | 100         | ns    | Note 1     |
| 13*          | TckF     | CLKOUT fall time  |                     | —          | 35   | 100         | ns    | Note 1     |
| 14*          | TckL2ioV | CLKOUT $\downarrow$ to Port out valid                     | i                   | —          | _    | 0.5TCY + 20 | ns    | Note 1     |
| 15*          | TioV2ckH | Port in valid before CLKOU                                | Т↑                  | Tosc + 200 | _    | —           | ns    | Note 1     |
| 16*          | TckH2iol | Port in hold after CLKOUT $\uparrow$                      |                     | 0          | _    | —           | ns    | Note 1     |
| 17*          | TosH2ioV | OSC1 <sup>↑</sup> (Q1 cycle) to Port out valid            |                     | —          | 50   | 150         | ns    |            |
| 18*          | TosH2iol | OSC1↑ (Q2 cycle) to Port                                  | PIC12 <b>C</b> 67X  | 100        | _    | —           | ns    |            |
| 18A*         |          | input invalid (I/O in hold time)                          | PIC12 <b>LC</b> 67X | 200        | —    | —           | ns    |            |
| 19*          | TioV2osH | Port input valid to OSC1 <sup>↑</sup> (I/O in setup time) |                     | 0          | —    | —           | ns    |            |
| 20*          | TioR     | Port output rise time                                     | PIC12 <b>C</b> 67X  | —          | 10   | 40          | ns    |            |
| 20A*         |          |   | PIC12 <b>LC</b> 67X | —          | _    | 80          | ns    |            |
| 21*          | TioF     | Port output fall time                                     | PIC12 <b>C</b> 67X  | —          | 10   | 40          | ns    |            |
| 21A*         |          |   | PIC12 <b>LC</b> 67X | —          | _    | 80          | ns    |            |
| 22††*        | Tinp     | GP2/INT pin high or low time                              |                     | Тсү        | _    | _           | ns    |            |
| 23††*        | Trbp     | GP0/GP1/GP3 change INT time                               | high or low         | Тсү        |      | _           | ns    |            |

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

t These parameters are asynchronous events not related to any internal clock edge.

Note 1: Measurements are taken in EXTRC and INTRC modes where CLKOUT output is 4 x Tosc.





TABLE 12-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER

| Parameter | Sym   | Characteristic  | Min | Тур†     | Мах | Units | Conditions   |
|-----------|-------|---|-----|----------|-----|-------|--|
| NO.       |       |   |     |          |     |       |  |
| 30        | TmcL  | MCLR Pulse Width (low)                                    | 2   | —        | _   | μS    | $VDD = 5V, -40^{\circ}C \text{ to } +125^{\circ}C$ |
| 31*       | Twdt  | Watchdog Timer Time-out Period (No Prescaler)             | 7   | 18       | 33  | ms    | $VDD = 5V, -40^{\circ}C \text{ to } +125^{\circ}C$ |
| 32        | Tost  | Oscillation Start-up Timer Period                         | —   | 1024Tosc | —   | -     | Tosc = OSC1 period                                 |
| 33*       | Tpwrt | Power up Timer Period                                     | 28  | 72       | 132 | ms    | $VDD = 5V, -40^{\circ}C \text{ to } +125^{\circ}C$ |
| 34        | TIOZ  | I/O Hi-impedance from MCLR<br>Low or Watchdog Timer Reset |     | —        | 2.1 | μS    |  |

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

### 8-Lead Ceramic Side Brazed Dual In-line with Window (JW) - 300 mil

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging







|                              | Units  | INCHES* |      | Ν    | 6     |       |       |
|------------------------------|--------|---------|------|------|-------|-------|-------|
| Dimension                    | Limits | MIN     | NOM  | MAX  | MIN   | NOM   | MAX   |
| Number of Pins               | n      |         | 8    |      |       | 8     |       |
| Pitch                        | р      |         | .100 |      |       | 2.54  |       |
| Top to Seating Plane         | А      | .145    | .165 | .185 | 3.68  | 4.19  | 4.70  |
| Top of Body to Seating Plane | A2     | .103    | .123 | .143 | 2.62  | 3.12  | 3.63  |
| Standoff                     | A1     | .025    | .035 | .045 | 0.64  | 0.89  | 1.14  |
| Package Width                | E1     | .280    | .290 | .300 | 7.11  | 7.37  | 7.62  |
| Overall Length               | D      | .510    | .520 | .530 | 12.95 | 13.21 | 13.46 |
| Tip to Seating Plane         | L      | .130    | .140 | .150 | 3.30  | 3.56  | 3.81  |
| Lead Thickness               | С      | .008    | .010 | .012 | 0.20  | 0.25  | 0.30  |
| Upper Lead Width             | B1     | .050    | .055 | .060 | 1.27  | 1.40  | 1.52  |
| Lower Lead Width             | В      | .016    | .018 | .020 | 0.41  | 0.46  | 0.51  |
| Overall Row Spacing          | eB     | .296    | .310 | .324 | 7.52  | 7.87  | 8.23  |
| Window Diameter              | W      | .161    | .166 | .171 | 4.09  | 4.22  | 4.34  |
| Lid Length                   | Т      | .440    | .450 | .460 | 11.18 | 11.43 | 11.68 |
| Lid Width                    | U      | .260    | .270 | .280 | 6.60  | 6.86  | 7.11  |

\*Controlling Parameter JEDC Equivalent: MS-015 Drawing No. C04-083

NOTES:

#### INDEX

#### **A** A/D

| A/D                                      |           |
|--|-----------|
| Accuracy/Error                           | 51        |
| ADCON0 Register                          | 45        |
| ADIF bit                                 | 47        |
| Analog Input Model Block Diagram         |           |
| Analog-to-Digital Converter              | 45        |
| Configuring Analog Port Pins             |           |
| Configuring the Interrupt                | 47        |
| Configuring the Module                   | 47        |
| Connection Considerations                | 51        |
| Conversion Clock                         |           |
| Conversions                              | 50        |
| Converter Characteristics                | 105       |
| Delays                                   |           |
| Effects of a Reset                       | 51        |
| Equations                                |           |
| Flowchart of A/D Operation               | 52        |
| GO/DONE bit                              | 47        |
| Internal Sampling Switch (Rss) Impedence |           |
| Operation During Sleep                   | 51        |
| Sampling Requirements                    |           |
| Sampling Time                            |           |
| Source Impedence                         |           |
| Time Delays                              |           |
| Transfer Function                        | 51        |
| Absolute Maximum Ratings                 |           |
| ADDLW Instruction                        | 72        |
| ADDWF Instruction                        | 72        |
| ADIE bit                                 | 18        |
| ADIF bit                                 | 19        |
| ADRES Register 1                         | 3, 45, 47 |
| ALU                                      | 7         |
| ANDLW Instruction                        | 72        |
| ANDWF Instruction                        | 72        |
| Application Notes                        |           |
| AN546                                    |           |
| AN556                                    | 22        |
| Architecture                             | _         |
| Harvard                                  | 7         |
| Overview                                 | 7         |
| von Neumann                              |           |
| Assembler                                |           |
| MPASM Assembler                          | 83        |
| В  |           |
| BCF Instruction                          | 73        |
| Bit Manipulation                         | 70        |
| Block Diagrams                           |           |
| Analog Input Model                       |           |
| On-Chip Reset Circuit                    | 57        |
| Timer0                                   |           |
| Timer0/WDT Prescaler                     |           |
| Watchdog Timer                           | 65        |
| BSF Instruction                          | 73        |
| BTFSC Instruction                        | 73        |
| BTFSS Instruction                        | 74        |

# С

| C bit 1                                  | 15        |
|--|-----------|
| CAL0 bit 2                               | 21        |
| CAL1 bit 2                               | 21        |
| CAL2 bit                                 | 21        |
| CAL3 bit                                 | 21        |
| CALFST bit 2                             | 21        |
| CALL Instruction                         | 74        |
| CALSLW bit                               | 21        |
| Carry bit                                | 7         |
| Clocking Scheme                          | 10        |
| CI BE Instruction 7                      | 74        |
| CI BW Instruction                        | 74        |
| CL BWDT Instruction 7                    | 75        |
| Code Examples                            | Ũ         |
| Changing Prescaler (Timer() to WDT)      | 13        |
| Changing Prescaler (WDT to Timer0)       | 13        |
| Indirect Addressing                      | 22        |
| Code Protection 53 6                     | 37        |
| COME Instruction                         | )/<br>75  |
|  | 20        |
| Configuration Bits                       | 12<br>20  |
|  | 50        |
| D  |           |
| DC and AC Characteristics 10             | )9        |
| DC bit 1                                 | 15        |
| DC Characteristics                       |           |
| PIC12C671/672, PIC12CE673/674            | 92        |
| PIC12LC671/672, PIC12LCE673/674          | 94        |
| DECF Instruction                         | 75        |
| DECFSZ Instruction                       | 75        |
| Development Support                      | 33        |
| Digit Carry bit                          | 7         |
| Direct Addressing                        | 23        |
|  |           |
|  |           |
| EEPROM Peripheral Operation              | 33        |
| Electrical Characteristics - PIC12C67X 8 | 39        |
| Errata                                   | 2         |
| External Brown-out Protection Circuit    | 51        |
| External Power-on Reset Circuit          | 51        |
| F  |           |
| Family of Devices                        | 4         |
| Features                                 | 1         |
| FSR Register 13. 14. 2                   | 23        |
| C.                                       | -         |
|  | _         |
| General Description                      | 3         |
|  | 52        |
|  | 6         |
|  | 54<br>- 0 |
| GPIO                                     | 59<br>19  |
| GPIO Register 1                          | 13        |
| GPPU bit 1                               | 16        |
|  |           |

| 1   |          |
|---|----------|
| I/O Interfacing                             | 25       |
| I/O Ports                                   | 25       |
| I/O Programming Considerations              | 31       |
| ID Locations                                |          |
| INCE Instruction                            |          |
| INCESZ INSTRUCTION                          |          |
| INDE Begister                               | 1/ 25    |
| Indirect Addressing                         | 14, 20   |
| Initialization Conditions for All Registers |          |
| Instruction Cycle                           |          |
| Instruction Flow/Pipelining                 |          |
| Instruction Format                          |          |
| Instruction Set                             |          |
| ADDLW                                       | 72       |
| ADDWF                                       |          |
|   |          |
| ANDWF                                       | 27<br>۲۶ |
| BSF   | 73       |
| BTESC                                       | 73       |
| BTFSS                                       |          |
| CALL  | 74       |
| CLRF  | 74       |
| CLRW  | 74       |
| CLRWDT                                      | 75       |
| COMF  | 75       |
| DECF  |          |
| DECFSZ                                      |          |
|   |          |
| INCES7                                      |          |
| IOBI W                                      |          |
| IORWF                                       |          |
| MOVF  | 77       |
| MOVLW                                       | 77       |
| MOVWF                                       | 77       |
| NOP   | 78       |
|   |          |
| RETFIE                                      |          |
|   | 78<br>حر |
|   |          |
| BBF   |          |
| SLEEP                                       |          |
| SUBLW                                       |          |
| SUBWF                                       |          |
| SWAPF                                       | 81       |
| TRIS  | 81       |
| XORLW                                       | 81       |
| XORWF                                       |          |
|   |          |
| INTEDG bit                                  | 17<br>16 |
| Internal Sampling Switch (Bss) Impedence    | 10<br>48 |
| Interrupts                                  |          |
| A/D   |          |
| GP2/INT                                     |          |
| GPIO Port                                   | 62       |
| Section                                     | 62       |
| TMR0  | 64       |
| TMR0 Overflow                               | 62       |
| IORLW Instruction                           |          |
|   |          |
| וחר או                                      | 15       |

## к

| KeeLoq® Evaluation and Programming Tools          | . 86 |
|---|------|
| L   |      |
| Loading of PC                                     | . 22 |
| M   |      |
| MCLB 56   | 59   |
| Memory  | , 55 |
| Data Memory                                       | 11   |
| Program Memory                                    | . 11 |
| Register File Map - PIC12CE67X                    | . 12 |
| MOVE Instruction                                  | . 77 |
| MOVLW Instruction                                 | . 77 |
| MOVWF Instruction                                 | . 77 |
| MPLAB Integrated Development Environment Software | . 83 |
| N   |      |
| NOP Instruction                                   | . 78 |
| 0   |      |
| Opcode  | . 69 |
| OPTION Instruction                                | . 78 |
| OPTION Register                                   | . 16 |
| Orthogonal  | 7    |
| OSC selection                                     | . 53 |
| OSCCAL Register                                   | . 21 |
| Oscillator  |      |
| EXTRC   | . 58 |
| HS  | . 58 |
| INTRC   | . 58 |
| LP  | . 58 |
| XT  | . 58 |
| Oscillator Configurations                         | . 54 |
| Oscillator Types                                  |      |
| EXTRC   | . 54 |
| HS  | . 54 |
| INTRC   | . 54 |
| LP  | . 54 |
| XT  | . 54 |
| Р   |      |
| Package Marking Information                       | 115  |
| Packaging Information                             | 115  |
| Paging, Program Memory                            | . 22 |
| PCL   | . 70 |
| PCL Register 13, 14                               | , 22 |
| PCLATH  | . 59 |
| PCLATH Register 13, 14                            | , 22 |
| PCON Register 20                                  | , 58 |
|   |      |

| Package Marking Information                   | 115        |
|---|------------|
| Packaging Information                         | 115        |
| Paging, Program Memory                        | 22         |
| PCL   | 70         |
| PCL Register                                  | 13, 14, 22 |
| PCLATH  | 59         |
| PCLATH Register                               | 13, 14, 22 |
| PCON Register                                 | 20, 58     |
| PD bit  | 15, 56     |
| PICDEM-1 Low-Cost PIC MCU Demo Board          | 85         |
| PICDEM-2 Low-Cost PIC16CXX Demo Board         | 85         |
| PICDEM-3 Low-Cost PIC16CXXX Demo Board        | 85         |
| PICSTART® Plus Entry Level Development Syster | n 85       |
| PIE1 Register                                 | 18         |
| Pinout Description - PIC12CE67X               | 9          |
| PIR1 Register                                 | 19         |
| POP   | 22         |
| POR   | 58         |
| Oscillator Start-up Timer (OST)               | 53, 58     |
| Power Control Register (PCON)                 |            |
| Power-on Reset (POR)                          | 53, 58, 59 |
| Power-up Timer (PWRT)                         | 53, 58     |
| Power-Up-Timer (PWRT)                         |            |
| Time-out Sequence                             | 58         |
| Time-out Sequence on Power-up                 | 60         |
| то  | 56         |
| Power   | 56         |
|   |            |

# **PIC12C67X**

NOTES:

# THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

### CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

# **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support