# E·XFL



#### Welcome to **E-XFL.COM**

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	ARM7®
Core Size	32-Bit Single-Core
Speed	60MHz
Connectivity	CANbus, I <sup>2</sup> C, SPI, SSI, SSP, UART/USART, USB
Peripherals	DMA, PWM, WDT
Number of I/O	72
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/str750fv2t6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 1 Description

The STR750 family of 32-bit microcontrollers combines the industry-standard ARM7TDMI® 32-bit RISC core, featuring high performance, very low power, and very dense code, with a comprehensive set of peripherals and ST's latest 0.18µ embedded Flash technology. The STR750 family comprises a range of devices integrating a common set of peripherals as well as USB, CAN and some key innovations like clock failure detection and an advanced motor control timer. It supports both 3.3V and 5V, and it is also available in an extended temperature range (-40 to +105°C). This makes it a genuine general purpose microcontroller family, suitable for a wide range of applications:

- Appliances, brushless motor drives
- USB peripherals, UPS, alarm systems
- Programmable logic controllers, circuit breakers, inverters
- Medical and portable equipment

# 2 Device overview

Features	STR755FR0 STR755FR1 STR755FR2	STR751FR0/ STR751FR1/ STR751FR2	STR752FR0/ STR752FR1/ STR752FR2	STR755FV0 STR755FV1/ STR755FV2	STR750FV0/ STR750FV1/ STR750FV2							
Flash - Bank 0 (bytes)			64K/128K/2	56K								
Flash - Bank 1 (bytes)	16K RWW											
RAM (bytes)		16K										
Operating Temperature.		Ambient temp.:-4 Junction te	0 to +85°C / -40 emp40 to + 125	•	,							
Common Peripherals	,	Ps, 1 I2C, 3 timer ake-up lines, 11 /	,	3 timer	Ts, 2 SSPs, 1 I <sup>2</sup> C, s 1 PWM timer, 72 up lines, 16 A/D Channels							
USB/CAN peripherals	None	USB	CAN	None	USB+CAN							
Operating Voltage	3.3V or 5V	3.3V		3.3V or 5V								
Packages (x)	T=LQFI	P64 10x10, <b>H</b> =LF	<b>T</b> =LQFP64 10x10, <b>H</b> =LFBGA64 <b>T</b> =LQFP100 14x14, <b>H</b> =LFBGA100									





periodic interrupt. It is clocked by an external 32.768 kHz oscillator or the internal low power RC oscillator. The RC has a typical frequency of 300 kHz and can be calibrated.

### WDG (watchdog timer)

The watchdog timer is based on a 16-bit downcounter and 8-bit prescaler. It can be used as watchdog to reset the device when a problem occurs, or as free running timer for application time out management.

### Timebase timer (TB)

The timebase timer is based on a 16-bit auto-reload counter and not connected to the I/O pins. It can be used for software triggering, or to implement the scheduler of a real-time operating system.

### Synchronizable standard timers (TIM2:0)

The three standard timers are based on a 16-bit auto-reload counter and feature up to 2 input captures and 2 output compares (for external triggering or time base / time out management). They can work together with the PWM timer via the Timer Link feature for synchronization or event chaining. In reset state, timer Alternate Function I/Os are connected to the same

I/O ports in both 64-pin and 100-pin devices. To optimize timer functions in 64-pin devices, timer Alternate Function I/Os can be connected, or "remapped", to other I/O ports as summarized in *Table 3* and detailed in *Table 6*. This remapping is done by the application via a control register.

		Nu	Number of alternate function I/Os								
Star	ndard timer functions	100-pin	64-pin package								
		package	Default mapping	Remapped							
ТІМ О	Input Capture	2	1	2							
T IIVI O	Output Compare/PWM	2	1	2							
TIM 1	Input Capture	2	1	1							
	Output Compare/PWM	2	1	1							
TIM 2	Input Capture	2	2	2							
111112	Output Compare/PWM	2	1	2							

#### Table 3. Standard timer alternate function I/Os

Any of the standard timers can be used to generate PWM outputs. One timer (TIM0) is mapped to a DMA channel.

### Motor control PWM timer (PWM)

The Motor Control PWM Timer (PWM) can be seen as a three-phase PWM multiplexed on 6 channels. The 16-bit PWM generator has full modulation capability (0...100%), edge or centre-aligned patterns and supports dead-time insertion. It has many features in common with the standard TIM timers which has the same architecture and it can work together with the TIM timers via the Timer Link feature for synchronization or event chaining. The PWM timer is mapped to a DMA channel.



### I<sup>2</sup>C bus

The I<sup>2</sup>C bus interface can operate in multi-master and slave mode. It can support standard and fast modes (up to 400KHz).

#### High speed universal asynch. receiver transmitter (UART)

The three UART interfaces are able to communicate at speeds of up to 2 Mbit/s. They provide hardware management of the CTS and RTS signals and have LIN Master capability.

To optimize the data transfer between the processor and the peripheral, two FIFOs (receive/transmit) of 16 bytes each have been implemented.

One UART can be served by the DMA controller (UART0).

#### Synchronous serial peripheral (SSP)

The two SSPs are able to communicate up to 8 Mbit/s (SSP1) or up to 16 Mbit/s (SSP0) in standard full duplex 4-pin interface mode as a master device or up to 2.66 Mbit/s as a slave device. To optimize the data transfer between the processor and the peripheral, two FIFOs (receive/transmit) of 8 x 16 bit words have been implemented. The SSPs support the Motorola SPI or TI SSI protocols.

One SSP can be served by the DMA controller (SSP0).

### Controller area network (CAN)

The CAN is compliant with the specification 2.0 part B (active) with a bit rate up to 1Mbit/s. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. Up to 32 message objects are handled through an internal RAM buffer. In LQFP64 devices, CAN and USB cannot be connected simultaneously.

#### Universal serial bus (USB)

The STR750F embeds a USB device peripheral compatible with the USB Full speed 12Mbs. The USB interface implements a full speed (12 Mbit/s) function interface. It has software configurable endpoint setting and suspend/resume support. The dedicated 48 MHz clock source is generated from the internal main PLL.  $V_{DD}$  must be in the range 3.3V±10% for USB operation.

### ADC (analog to digital converter)

The 10-bit Analog to Digital Converter, converts up to 16 external channels (11 channels in 64-pin devices) in single-shot or scan modes. In scan mode, continuous conversion is performed on a selected group of analog inputs. The minimum conversion time is  $3.75 \ \mu s$  (including the sampling time).


The ADC can be served by the DMA controller.


An analog watchdog feature allows you to very precisely monitor the converted voltage of up to four channels. An IRQ is generated when the converted voltage is outside the programmed thresholds.

The events generated by TIM0, TIM2 and PWM timers can be internally connected to the ADC start trigger, injection trigger, and DMA trigger respectively, to allow the application to synchronize A/D conversion and timers.



### 3.2 Block diagram








## 4 Pin description







ADC\_IN13 / P1.12 ADC\_IN13 / P1.12 ADC\_IN14 P0.03 / TIM2\_T11 / ADC\_IN1 ADC\_IN14 P0.03 / TIM2\_T11 / ADC\_IN14 ADC\_IN16 P0.03 / TIM2\_T11 / ADC\_IN16 ADC\_IN17 SSP0\_IN28 ADC\_IN17 SSP0\_IN28 ADC\_IN17 SSP0\_IN28 ADC\_IN16 P0.06 / SMI\_DIN7 SSP0\_IN28 ADC\_IN16 P0.06 / SMI\_DIN7 SSP0\_IN28 ADC\_IN17 / SSP0\_IN28 ADDC\_IN17 / SSP0\_IN18 ADDC\_IN17 / SSP0\_IN18 ADDC\_IN17 / SSP0\_IN18 ADDC\_IN17 / SSP 49 47 → V<sub>REG\_DIS</sub> 47 → V<sub>SS\_IO\_2</sub> 46 → V<sub>SSA\_ADC</sub> 45 → V<sub>DDA\_ADC</sub> 44 → V<sub>DD\_IO\_2</sub> 43 → P1.03 / TIM2\_TI2 43 → P1.03 / TIM2\_TI2 BOOT0 / TIM0\_OC1 / P0.00 4 ADC\_IN8 / TIM1\_TI1 / P0.29 5 TIM1\_OC1 / P0.28 G P0.14 / CAN\_RX or USB\_DP
 P0.15 / CAN\_TX or USB\_DN TEST 7 ⊲42 V<sub>SS\_IO\_4</sub> [ 8 UART1\_TX / P0.21 [ 9 41 LQFP64 □ NRSTIN *(*40 UART1\_IX / P0.20 [ 10 JTMS / P1.19 [ 11 JTCK / P1.18 [ 12 JTDO / P1.17 [ 13 JTDI / P1.16 [ 14 NRSTOUT 39 XRTC2 38 V<sub>18BKP</sub> I/Os 37 □ XRTC1 36 □ V<sub>18BKP</sub> 35 □ V<sub>SSBKP</sub> 34 □ V<sub>SS18</sub> 33 U V<sub>18REG</sub> V<sub>DDD\_IO\_3</sub> C V<sub>DDA\_PLL</sub> C XT2 C XT1 C V<sub>SS\_I0\_3</sub> | SMI\_CS1 / ADC\_IN2 / UART0\_CTS / UART2\_RX /P0.12 SSA\_PLL

Figure 3. LQFP64 pinout



							1			
	1	2	3	4	5	6	7	8	9	10
A	P0.03	P1.13	P1.14	P1.04	P1.06	P1.08	P0.05	P0.06	P0.07	P1.02
в	P1.12	P0.02	P0.01	P1.05	P1.07	P1.09	P0.04	P2.13	P1.03	P2.10
с	P0.31	P0.00	V <sub>DD_IO</sub>	V <sub>18</sub>	P1.10	P2.09	V <sub>SS_IO</sub>	V <sub>SSA_ADC</sub>	P2.11	USB_DP
D	P0.29	P0.30	V <sub>SS_IO</sub>	V <sub>SS18</sub>	P1.01	P1.15	V <sub>DD_IO</sub>	V <sub>DDA_ADC</sub>	P2.12	USB_DN
Е	P0.28	P0.23	P0.22	V <sub>SS_IO</sub>	TEST	P1.00	NRSTOUT	VREG_DIS	NRSTIN	P0.14
F	P2.03	P0.21	P0.20	P2.02	P2.04	P2.05	P2.06	V <sub>SS18</sub>	V <sub>SSBKP</sub>	P0.15
G	NJTRST	P1.18	P1.19	P2.01	P2.00	P2.07	2.08	V <sub>18REG</sub>	V <sub>18BKP</sub>	XRTC2
н	P0.13	P1.16	P1.17	P2.19	P2.18	P2.17	P0.24	P2.14	P2.16	XRTC1
J	P0.11	P0.12	P1.11	P0.27	P0.19	P0.26	P0.25	P2.15	V <sub>DD_IO</sub>	V <sub>SS_IO</sub>
к	P0.10	P0.09	P0.08	P0.18	P0.17	P0.16	XT1	XT2	V <sub>DDA_PLL</sub>	V <sub>SSA_PLL</sub>

Table 4. LFBGA100 ball connections

 Table 5.
 LFBGA64 ball connections

	1	2	3	4	5	6	7	8
А	P0.03	V <sub>SS_IO</sub>	P1.04	P1.06	P1.08	P0.05	P0.05 P0.06	
В	P1.12	V <sub>DD_IO</sub>	P1.05	P1.07	P1.09	P0.04	P1.10	P1.03
С	P0.01	P0.02	P0.00	V <sub>18</sub>	V <sub>SS18</sub>	V <sub>DD_IO</sub>	V <sub>SS_IO</sub>	P0.14
D	P0.29	P0.28	TEST	V <sub>SS_IO</sub>	VREG_DIS	V <sub>DDA_ADC</sub>	V <sub>SSA_ADC</sub>	P0.15
E	P1.18	P1.19	P0.20	P0.21	NRSTOUT	NRSTIN	V <sub>18BKP</sub>	XRTC2
F	P0.13	NJTRST	P1.16	P1.17	V <sub>18REG</sub>	V <sub>SS18</sub>	V <sub>SSBKP</sub>	XRTC1
G	P0.11	P0.12	P1.11	P0.19	V <sub>DD_IO</sub>	V <sub>SS_IO</sub>	V <sub>DDA_PLL</sub>	V <sub>SSA_PLL</sub>
н	P0.10	P0.09	P0.08	P0.17	P0.18	P0.16	XT2	XT1

57

	Pin	n°					In	put		C	)utpu	ıt	y			
LQFP100 <sup>(1)</sup>	LFBGA100 <sup>(1)</sup>	LQFP64 <sup>(2)</sup>	LFBGA64 <sup>(2)</sup>	Pin name	Type	Input Level	floating	pd/nd	Ext. int /Wake-up	Capability	OD (3)	PP	Usable in Standby	Main function (after reset)	Alternate function	
7	D1	5	D1	P0.29 / TIM1_TI1 / ADC_IN8	I/O	Τ <sub>Τ</sub>	x	х		02	х	х		Port 0.29	TIM1: Input Capture 1	ADC: Analog input 8
8	E1	6	D2	P0.28 / TIM1_OC1	I/O	Τ <sub>Τ</sub>	х	х		02	х	х		Port 0.28	TIM1: Output Cor	npare 1
9	E5	7	D3	TEST	Ι									Reserved, mu	ist be tied to groun	d
10	E4	8	D4	VSS_IO	S									Ground Voltag	ge for digital I/Os	
11	E2			P0.23 / UART1_RTS / ADC_IN6	I/O	Τ <sub>Τ</sub>	x	x		O2	x	x		Port 0.23	UART1: Ready To Send output <sup>(4)</sup>	ADC analog input 6
12	F5			P2.04 / TIM2_OC1	I/O	Τ <sub>Τ</sub>	x	х		02	х	х		Port 2.04	TIM2: Output Compare 1 <sup>(4)</sup>	
13	F1			P2.03 / UART1_RTS	I/O	т <sub>т</sub>	x	x		02	x	x		Port 2.03	UART1: Ready To Send output <sup>(4)</sup>	
14	F4			P2.02	I/O	Τ <sub>T</sub>	х	х		02	Х	Х		Port 2.02		
15	E3			P0.22 / UART1_CTS / ADC_IN5	I/O	Τ <sub>Τ</sub>	x	x		O2	x	x		Port 0.22	UART1: Clear To Send input ADC: Analog input 5	
16	F2	9	E4	P0.21 / UART1_TX	I/O	Τ <sub>Τ</sub>	x	х		02	х	х		Port 0.21	UART1: Transmit (remappable to P	data output 0.15) <sup>(4)</sup>
17	F3	10	E3	P0.20 / UART1_RX	I/O	Τ <sub>Τ</sub>	x	х		O2	х	х		Port 0.20	UART1: Receive (remappable to P	data input 0.14) <sup>(4)</sup>
18	G3	11	E2	P1.19 / JTMS	I/O	Τ <sub>Τ</sub>	х	х		O2	х	х		JTAG mode selection input <sup>(6)</sup>	Port 1.19	
19	G2	12	E1	P1.18 / JTCK	I/O	Τ <sub>Τ</sub>	х	х		02	х	х		JTAG clock input <sup>(6)</sup>	Port 1.18	
20	H3	13	F4	P1.17 / JTDO	I/O	Τ <sub>Τ</sub>	х	х		O8	х	х		JTAG data output <sup>(6)</sup>	Port 1.17	
21	H2	14	F3	P1.16 / JTDI	I/O	Τ <sub>Τ</sub>	х	х		02	х	х		JTAG data input <sup>(6)</sup>	Port 1.16	
22	G1	15	F2	NJTRST	Ι	TT								JTAG reset in	put <sup>(5)</sup>	
23	G4			P2.01	I/O	$T_T$	х	х		02	х	Х		Port 2.01		
24	G5			P2.00	I/O	TT	X	х		O2	х	х		Port 2.00		
														ITAC	Port 0.13	
25	H1	16	F1	P0.13 / RTCK / UART0_RTS UART2_TX	I/O	Τ <sub>Τ</sub>	х	x		O8	х	х		JTAG return clock output <sup>(6)</sup>	UART0: Ready To Send output <sup>(4)</sup>	UART2: Transmit Data output (when remapped) <sup>(8)</sup>

### Table 6. STR750F pin description (continued)



	Pin	n°					In	put		C	)utpu	ıt	y					
LQFP100 <sup>(1)</sup>	LFBGA100 <sup>(1)</sup>	LQFP64 <sup>(2)</sup>	LFBGA64 <sup>(2)</sup>	Pin name	Type	Input Level	floating	pd/nd	Ext. int /Wake-up	Capability	OD (3)	PP	Usable in Standby	Main function (after reset)	Alternate function			
91	A4	59	A3	P1.04 / PWM3N / ADC_IN9	I/O	Τ <sub>Τ</sub>	x	х		04	х	х		Port 1.04	PWM: PWM3 complementary output <sup>(4)</sup> ADC: analog input 9			
92	A3			P1.14 / ADC_IN15	I/O	Τ <sub>Τ</sub>	x	х		O8	х	х		Port 1.14	ADC: analog input 15			
93	A2			P1.13 / ADC_IN14	I/O	Τ <sub>Τ</sub>	x	х	EIT13	O8	х	х		Port 1.13	ADC: analog input 14			
94	D5			P1.01 / TIM0_TI2	I/O	TT	x	х		02	x	x		Port 1.01	TIM0: Input Capture / trigger / external clock 2 (remappable to P0.05) <sup>(8)</sup>			
95	E6			P1.00 / TIM0_OC2	I/O	Τ <sub>Τ</sub>	x	х		O2	х	х		Port 1.00	TIM0: Output com (remappable to Po			
96	C4	60	C4	V18	S									Stabilization for main voltage regulator. Requires external capacitors 33nF between V18 and VSS18. See <i>Figure 4.2.</i> To be connected to the 1.8V external power supply when embedded regulators are not used.				
97	D4	61	C5	VSS18	S									Ground Volta	Ground Voltage for the main voltage regulator.			
98	D3	62	A2	VSS_IO	S									Ground Volta	Ground Voltage for digital I/Os			
99	C3	63	B2	VDD_IO	S									Supply Voltag	Supply Voltage for digital I/Os			
100	A1	64	A1	P0.03 / TIM2_TI1 / ADC_IN1	I/O	Τ <sub>Τ</sub>	x	x		02	x	x		Port 0.03	TIM2: Input Capture / trigger / external clock 1	ADC: analog input 1		

Table 6. STR750F pin description (continued)

1. For STR755FVx part numbers, the USB pins must be left unconnected.

2. The non available pins on LQPFP64 and LFBGA64 packages are internally tied to low level.

3. None of the I/Os are True Open Drain: when configured as Open Drain, there is always a protection diode between the I/O pin and VDD\_IO.

4. In the 100-pin package, this Alternate Function is duplicated on two ports. You can configure one port to use this AF, the other port is then free for general purpose I/O (GPIO), external interrupt/wake-up lines, or analog input (ADC\_IN) where these functions are listed in the table.

5. It is mandatory that the NJTRST pin is reset to ground during the power-up phase. It is recommended to connect this pin to NRSTOUT pin (if available) or NRSTIN.

 After reset, these pins are enabled as JTAG alternate function see (*Port reset state on page 16*). To use these ports as general purpose I/O (GPIO), the DBGOFF control bit in the GPIO\_REMAPOR register must be set by software (in this case, debugging these I/Os via JTAG is not possible).

7. There are two different TQFP and BGA 64-pin packages: in the first one, pins 41 and 42 are mapped to USB DN/DP while for the second one, they are mapped to P0.15/CAN\_TX and P0.14/CAN\_RX.


8. For details on remapping these alternate functions, refer to the GPIO\_REMAPOR register description.



### 6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *Figure 6*.


### Figure 6. Pin loading conditions



### 6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in Figure 7.

### Figure 7. Pin input voltage





### 6.1.6 Power supply schemes

When mentioned, some electrical parameters can refer to a dedicated power scheme among the four possibilities. The four different power schemes are described below.

### Power supply scheme 1: Single external 3.3 V power source




Figure 8. Power supply scheme 1



### 6.3.2 Operating conditions at power-up / power-down

Subject to general operating conditions for T<sub>A</sub>.

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Тур	Max <sup>(1)</sup>	Unit						
t <sub>VDD_IO</sub>	V <sub>DD IO</sub> rise time rate		20			μs/V						
	VDD_IO lise time late				20	ms/V						
t <sub>V18</sub>	V <sub>18</sub> rise time rate <sup>(1)</sup>	When 1.8 V power is supplied	20			μs/V						
		externally			20	ms/V						

### Table 11. Operating conditions at power-up / power-down

1. Data guaranteed by characterization, not tested in production.

### 6.3.3 Embedded voltage regulators

Subject to general operating conditions for  $V_{DD \ IO}$ , and  $T_A$ 

Table 12.	Embedded voltage regulators
-----------	-----------------------------

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>MVREG</sub>	MVREG power supply <sup>(1)</sup>	load <150 mA	1.65	1.80	1.95	V
V <sub>LPVREG</sub>	LPVREG power supply <sup>(2)</sup>	load <10 mA	1.30	1.40	1.50	V
t	Voltage Regulators start-up time (to reach 90% of final V <sub>18</sub>	V <sub>DD_IO</sub> rise slope = 20 μs/V		80		μs
t <sub>VREG_</sub> PWRUP <sup>(1)</sup>	value) at $V_{DD_{IO}}$ power-up <sup>(3)</sup>	V <sub>DD_IO</sub> rise slope = 20 ms/V		35		ms

V<sub>MVREG</sub> is observed on the V<sub>18</sub>, V<sub>18REG</sub> and V<sub>18BKP</sub> pins except in the following case:

 In STOP mode with MVREG OFF (LP\_PARAM13 bit). See note 2.
 In STANDBY mode. See note 2.

2. In STANDBY mode,  $V_{LPVREG}$  is observed on the  $V_{18BKP}$  pin In STOP mode,  $V_{LPVREG}$  is observed on the  $V_{18}, V_{18REG}$  and  $V_{18BKP}$  pins.

 Once V<sub>DD\_IO</sub> has reached 3.0 V, the RSM (Regulator Startup Monitor) generates an internal RESET during this start-up time.



300

250

200

150 100

50

0

-40

25

IStop (uA)

Figure 16. Power consumption in STOP mode Figure 17. Pow in Single supply scheme (3.3 V Sing range)






Figure 18. Power consumption in STANDBY mode (3.3 V range)





 Power consumption in STOP mode Single supply scheme (5 V range)



Symbol	Para meter	Conditions	3.3V typ <sup>(1)</sup>	5V typ <sup>(2)</sup>	Unit				
	Supply current in								
	RUN mode <sup>(4)</sup>	Clocked by OSC4M with PLL multiplication, only EXTIT peripheral enabled in the MRCC_PLCKEN register: $f_{HCLK}$ =60 MHz, $f_{PCLK}$ =30 MHz $f_{HCLK}$ =56 MHz, $f_{PCLK}$ =28 MHz $f_{HCLK}$ =48 MHz, $f_{PCLK}$ =24 MHz $f_{HCLK}$ =32 MHz, $f_{PCLK}$ =32 MHz $f_{HCLK}$ =16 MHz, $f_{PCLK}$ =16 MHz $f_{HCLK}$ =8 MHz, $f_{PCLK}$ =8 MHz	65 60 54 42 22 16	67 62 55 44 24 18	mA				
I <sub>DD</sub> <sup>(3)</sup>	Supply current in WFI mode <sup>(4)</sup>	Clocked by OSC4M with PLL multiplication, only EXTIT peripheral enabled in the MRCC_PLCKEN register: $f_{HCLK}=60 \text{ MHz}, f_{PCLK}=30 \text{ MHz}^{(5)}$ $f_{HCLK}=56 \text{ MHz}, f_{PCLK}=28 \text{ MHz}^{(5)}$ $f_{HCLK}=48 \text{ MHz}, f_{PCLK}=24 \text{ MHz}^{(5)}$ $f_{HCLK}=32 \text{ MHz}, f_{PCLK}=32 \text{ MHz}^{(6)}$ $f_{HCLK}=16 \text{ MHz}, f_{PCLK}=16 \text{ MHz}^{(6)}$ $f_{HCLK}=8 \text{ MHz}, f_{PCLK}=8 \text{ MHz}^{(6)}$	62 59 53 22 13 10	63 60 54 23 15 11	mA				
	Supply current in SLOW mode <sup>(4)</sup>	Clocked by FREEOSC: f <sub>HCLK</sub> =f <sub>PCLK</sub> =~5 MHz, Clocked by OSC4M: f <sub>HCLK</sub> =f <sub>PCLK</sub> =4 MHz Clocked by LPOSC: f <sub>HCLK</sub> =f <sub>PCLK</sub> =~300 kHz Clocked by OSC32K: f <sub>HCLK</sub> =f <sub>PCLK</sub> =32.768 kHz	9 8 3.65 3.5	10 9 3.9 4.2	mA				
	Supply current in SLOW-WFI mode <sup>(4)(7)</sup>	Clocked by FREEOSC: f <sub>HCLK</sub> =f <sub>PCLK</sub> =~5 MHz Clocked by OSC4M: f <sub>HCLK</sub> =f <sub>PCLK</sub> =4 MHz Clocked by LPOSC: f <sub>HCLK</sub> =f <sub>PCLK</sub> =~300 kHz Clocked by OSC32K: f <sub>HCLK</sub> =f <sub>PCLK</sub> =32.768 kHz	3.5 3.1 1.15 0.98	4.0 3.75 1.65 1.5	mA				

Subject to general operating conditions for V <sub>DD</sub> <sub>IO</sub> , and T	Subject to genera	l operating	conditions for	$V_{DD,IO}$ , and T
---	-------------------	-------------	----------------	---------------------

Table 15.	Single supply typical power consumption in Run, WFI, Slow and Slow-WFI modes
-----------	--

1. Typical data based on  $T_A{=}25^\circ$  C and  $V_{DD\_IO}{=}3.3V.$ 

2. Typical data based on  $T_A=25^{\circ}$  C and  $V_{DD}$  IO=5.0V.

3. The conditions for these consumption measurements are described at the beginning of Section 6.3.4 on page 36.

4. Single supply scheme see *Figure 14*.

5. Parameter setting BURST=1, WFI\_FLASHEN=1

6. Parameter setting BURST=0, WFI\_FLASHEN=0

7. Parameter setting WFI\_FLASHEN=0, OSC4MOFF=1



### **On-Chip peripheral power consumption**

### **Conditions:**

- $V_{DD_{-}IO}=V_{DDA_{-}ADC}=V_{DDA_{-}PLL}=3.3$  V or 5 V ±10% unless otherwise specified.
- T<sub>A</sub>= 25° C
- Clocked by OSC4M with PLL multiplication, f<sub>CK\_SYS</sub>=64 MHz, f<sub>HCLK</sub>=32 MHz, f<sub>PCLK</sub>=32 MHz

Symbol	Parameter	Typ (3.3V and 5.0V)	Unit
I <sub>DD(TIM)</sub>	TIM Timer supply current <sup>(1)</sup>	0.7	
I <sub>DD(PWM)</sub>	PWM Timer supply current <sup>(2)</sup>	1	
I <sub>DD(SSP)</sub>	SSP supply current <sup>(3)</sup>	1.3	
I <sub>DD(UART)</sub>	UART supply current <sup>(4)</sup>	1.6	
I <sub>DD(I2C)</sub>	I2C supply current <sup>(5)</sup>	0.3	mA
I <sub>DD(ADC)</sub>	ADC supply current when converting <sup>(6)</sup>	1.2	
I <sub>DD(USB)</sub>	USB supply current <sup>(7)</sup> Note: V <sub>DD_IO</sub> must be 3.3 V ±10%	0.90	
I <sub>DD(CAN)</sub>	CAN supply current <sup>(8)</sup>	2.8	

1. Data based on a differential I<sub>DD</sub> measurement between reset configuration and timer counter running at 32 MHz. No IC/OC programmed (no I/O pads toggling)

2. Data based on a differential  $I_{DD}$  measurement between reset configuration and PWM running at 32 MHz. This measurement does not include PWM pads toggling consumption.

- Data based on a differential I<sub>DD</sub> measurement between reset configuration and permanent SPI master communication at maximum speed 16 MHz. The data sent is 55h. This measurement does not include the pad toggling consumption.
- 4. Data based on a differential I<sub>DD</sub> measurement between reset configuration and a permanent UART data transmit sequence at 1Mbauds. This measurement does not include the pad toggling consumption.
- Data based on a differential I<sub>DD</sub> measurement between reset configuration (I2C disabled) and a permanent I2C master communication at 100kHz (data sent equal to 55h). This measurement includes the pad toggling consumption but not the external 10kOhm external pull-up on clock and data lines.
- Data based on a differential I<sub>DD</sub> measurement between reset configuration and continuous A/D conversions at 8 MHz in scan mode on 16 inputs configured as AIN.
- 7. Data based on a differential  ${\rm I}_{\rm DD}$  measurement between reset configuration and a running generic HID application.
- 8. Data based on a differential IDD measurement between reset configuration (CAN disabled) and a permanent CAN data transmit sequence in loopback mode at 1MHz. This measurement does not include the pad toggling consumption.



### XRTC1 external clock source

Subject to general operating conditions for  $V_{\text{DD}\_\text{IO}}\text{,}$  and  $T_{\text{A}}\text{.}$ 


Table 21. XRTC1 external clock source

Symbol	Parameter	Conditions <sup>(1)</sup>	Min	Тур	Max	Unit
f <sub>XRTC1</sub>	External clock source frequency			32.768	500	kHz
V <sub>XRTC1H</sub>	XRTC1 input pin high level voltage		0.7xV <sub>DD_IO</sub>		V <sub>DD_IO</sub>	V
V <sub>XRTC1L</sub>	XRTC1 input pin low level voltage	see Figure 20	V <sub>SS</sub>		0.3xV <sub>DD_IO</sub>	v
t <sub>w(XRTC1H)</sub> t <sub>w(XRTC1L)</sub>	XRTC1 high or low time <sup>(2)</sup>		900			ns
t <sub>r(XRTC1)</sub> t <sub>f(XRTC1)</sub>	XRTC1 rise or fall time <sup>(2)</sup>				50	115
ΙL	XRTCx Input leakage current	V <sub>SS</sub> ≤V <sub>IN</sub> ≤V <sub>DD_I</sub> o			±1	μA
C <sub>IN(RTC1)</sub>	XRTC1 input capacitance <sup>(2)</sup>			5		pF
DuCy <sub>(RTC1)</sub>	Duty cycle		30		70	%

1. Data based on typical application software.

2. Data based on design simulation and/or technology characteristics, not tested in production.

### Figure 20. Typical application with an external clock source



### 6.3.9 TB and TIM timer characteristics

Subject to general operating conditions for  $V_{DD\_IO},\,f_{CK\_SYS},$  and  $T_A$  unless otherwise specified.

Refer to *Section 6.3.8: I/O port pin characteristics on page 54* for more details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output...).

Symbol	Parameter		Conditions	Min	Тур	Мах	Unit
t <sub>w(ICAP)in</sub>	Input capture pulse time	TIM0,1,2		2			t <sub>CK_TIM</sub>
<sup>t</sup> res(TIM)	Timer	ТВ	f <sub>CK_TIM(MAX)</sub> = f <sub>CK_SYS</sub>	1			t <sub>CK_TIM</sub>
			f <sub>CK_TIM</sub> = f <sub>CK_SYS</sub> = 60 MHz	16.6 <sup>(1)</sup>			ns
	resolution time <sup>(1)</sup>		f <sub>CK_TIM(MAX)</sub> = f <sub>CK_SYS</sub>	1			t <sub>CK_TIM</sub>
		TIM0,1,2	f <sub>CK_TIM</sub> = f <sub>CK_SYS</sub> = 60MHz	16.6 <sup>(1)</sup>			ns
f <sub>EXT</sub>	Timer external clock frequency on TI1 or TI2	TIM0,1,2	f <sub>CK_TIM(MAX)</sub> = f <sub>CK_SYS</sub>	0		f <sub>CK_TIM</sub> /4	MHz
			f <sub>CK_TIM</sub> = f <sub>CK_SYS</sub> = 60 MHz	0		15	MHz
Res <sub>TIM</sub>	Timer resolution					16	bit
<sup>t</sup> COUNTER	16-bit Counter clock period when internal clock is selected (16-bit Prescaler)	k		1		65536	t <sub>CK_TIM</sub>
			f <sub>CK_TIM</sub> = f <sub>CK_SYS</sub> = 60 MHz	0.0166		1092	μs
				1		65536	t <sub>CK_TIM</sub>
			f <sub>CK_TIM</sub> = f <sub>CK_SYS</sub> = 60 MHz	0.0166		1092	μs
	Maximum Possible Count	тв				65536x65536	t <sub>CK_TIM</sub>
			f <sub>CK_TIM</sub> = f <sub>CK_SYS</sub> = 60 MHz			71.58	s
MAX_COUNT		TIM0,1,2				65536x65536	t <sub>CK_TIM</sub>
			f <sub>CK_TIM</sub> = f <sub>CK_SYS</sub> = 60 MHz			71.58	s

Table 36. TB and TIM timers

1. Take into account the frequency limitation due to the I/O speed capability when outputting the PWM to I/O pin, described in : *Output speed on page 57*.

57





Figure 37. TI configuration - slave mode, single transfer





not possible to power off the STR7x while some another I<sup>2</sup>C master node remains powered on: otherwise, the STR7x will be powered by the protection diode.

Refer to I/O port characteristics for more details on the input/output alternate function characteristics (SDA and SCL).

Symbol	Parameter		rd mode C	Fast mode I <sup>2</sup> C <sup>(1)</sup>		Unit
			Max <sup>(2)</sup>	Min <sup>(2)</sup>	Max <sup>(2)</sup>	
t <sub>w(SCLL)</sub>	SCL clock low time	4.7		1.3		
t <sub>w(SCLH)</sub>	SCL clock high time	4.0		0.6		μS
t <sub>su(SDA)</sub>	SDA setup time	250		100		
t <sub>h(SDA)</sub>	SDA data hold time	0 <sup>(3)</sup>		0 <sup>(4)</sup>	900 <sup>(3)</sup>	
t <sub>r(SDA)</sub> t <sub>r(SCL)</sub>	SDA and SCL rise time		1000	20+0.1C <sub>b</sub>	300	ns
t <sub>f(SDA)</sub> t <sub>f(SCL)</sub>	SDA and SCL fall time		300	20+0.1C <sub>b</sub>	300	
t <sub>h(STA)</sub>	START condition hold time	4.0		0.6		
t <sub>su(STA)</sub>	Repeated START condition setup time	4.7		0.6		μS
t <sub>su(STO)</sub>	STOP condition setup time	4.0		0.6		μs
t <sub>w(STO:STA)</sub>	STOP to START condition time (bus free)	4.7		1.3		μs
Cb	Capacitive load for each bus line		400		400	pF

 Table 41.
 SDA and SCL characteristics


1.  $f_{PCLK}$ , must be at least 8 MHz to achieve max fast I<sup>2</sup>C speed (400 kHz).

2. Data based on standard I<sup>2</sup>C protocol requirement, not tested in production.

3. The maximum hold time  $t_{h(SDA)}$  is not applicable

4. The device must internally provide a hold time of at least 300 ns for the SDA signal in order to bridge the undefined region of the falling edge of SCL.

### Figure 40. Typical application with I<sup>2</sup>C bus and timing diagram



1. Measurement points are done at CMOS levels:  $0.3xV_{DD}$  and  $0.7xV_{DD}$ .



### 7.2 Thermal characteristics

The maximum chip junction temperature (T<sub>Jmax</sub>) must never exceed the values given in *Table 10: General operating conditions on page 34*.

The maximum chip-junction temperature,  $T_{Jmax}$ , in degrees Celsius, may be calculated using the following equation:

$$T_{Jmax} = T_{Amax} + (P_{Dmax} \times \Theta_{JA})$$

Where:

- T<sub>Amax</sub> is the maximum Ambient Temperature in °C,
- $\Theta_{JA}$  is the Package Junction-to-Ambient Thermal Resistance, in ° C/W,
- $P_{Dmax}$  is the sum of  $P_{INTmax}$  and  $P_{I/Omax} (P_{Dmax} = P_{INTmax} + P_{I/Omax})$ ,
- P<sub>INTmax</sub> is the product of I<sub>DD</sub> and V<sub>DD</sub>, expressed in Watts. This is the maximum chip internal power.
- P<sub>I/Omax</sub> represents the maximum Power Dissipation on Output Pins. Where:

 $\mathsf{P}_{\mathsf{I}/\mathsf{Omax}} = \Sigma (\mathsf{V}_{\mathsf{OL}}^* \mathsf{I}_{\mathsf{OL}}) + \Sigma ((\mathsf{V}_{\mathsf{DD}}^* \mathsf{V}_{\mathsf{OH}})^* \mathsf{I}_{\mathsf{OH}}),$ 

taking into account the actual V<sub>OL</sub> / I<sub>OL</sub> and V<sub>OH</sub> / I<sub>OH</sub> of the I/Os at low and high level in the application.

Table 48.Thermal characteristics<sup>(1)</sup>

Symbol	Parameter	Value	Unit
$\Theta_{JA}$	Thermal Resistance Junction-Ambient LQFP 100 - 14 x 14 mm / 0.5 mm pitch	46	°C/W
$\Theta_{JA}$	Thermal Resistance Junction-Ambient LQFP 64 - 10 x 10 mm / 0.5 mm pitch	45	°C/W
$\Theta_{JA}$	Thermal Resistance Junction-Ambient LFBGA 64 - 8 x 8 x 1.7mm	58	°C/W
$\Theta_{JA}$	Thermal Resistance Junction-Ambient LFBGA 100 - 10 x 10 x 1.7mm	41	°C/W

1. Thermal resistances are based on JEDEC JESD51-2 with 4-layer PCB in a natural convection environment.

### 7.2.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org

