



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	ARM7®
Core Size	32-Bit Single-Core
Speed	60MHz
Connectivity	CANbus, I <sup>2</sup> C, SPI, SSI, SSP, UART/USART
Peripherals	DMA, PWM, WDT
Number of I/O	38
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K × 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 11x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/str752fr1t6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### 3 Introduction

This Datasheet contains the description of the STR750F family features, pinout, Electrical Characteristics, Mechanical Data and Ordering information.

For complete information on the Microcontroller memory, registers and peripherals. Please refer to the STR750F Reference Manual.

For information on the ARM7TDMI-S core please refer to the ARM7TDMI-S Technical Reference Manual available from Arm Ltd.

For information on programming, erasing and protection of the internal Flash memory please refer to the STR7 Flash Programming Reference Manual

For information on third-party development tools, please refer to the http://www.st.com/mcu website.

### 3.1 Functional description

The STR750F family includes devices in 2 package sizes: 64-pin and 100-pin. Both types have the following common features:

### ARM7TDMI-S™ core with embedded Flash & RAM

STR750F family has an embedded ARM core and is therefore compatible with all ARM tools and software. It combines the high performance ARM7TDMI-S<sup>™</sup> CPU with an extensive range of peripheral functions and enhanced I/O capabilities. All devices have on-chip high-speed single voltage FLASH memory and high-speed RAM.

*Figure 1* shows the general block diagram of the device family.

### **Embedded Flash memory**

Up to 256 KBytes of embedded Flash is available in Bank 0 for storing programs and data. An additional Bank 1 provides 16 Kbytes of RWW (Read While Write) memory allowing it to be erased/programmed on-the-fly. This partitioning feature is ideal for storing application parameters.

- When configured in burst mode, access to Flash memory is performed at CPU clock speed with 0 wait states for sequential accesses and 1 wait state for random access (maximum 60 MHz).
- When not configured in burst mode, access to Flash memory is performed at CPU clock speed with 0 wait states (maximum 32 MHz)

#### Embedded SRAM

16 Kbytes of embedded SRAM accessed (read/write) at CPU clock speed with 0 wait states.

### Enhanced interrupt controller (EIC)

In addition to the standard ARM interrupt controller, the STR750F embeds a nested interrupt controller able to handle up to 32 vectors and 16 priority levels. This additional hardware block provides flexible interrupt management features with minimal interrupt latency.



regulator and the  $V_{BACKUP}$  supply is generated internally by the low power voltage regulator. This scheme has the advantage of requiring only one 5.0V power source.

- Power Scheme 4: Dual external 5.0V and 1.8V power sources. In this configuration, the internal voltage regulators are switched off, by forcing the VREG\_DIS pin to high level. V<sub>CORE</sub> is provided externally through the V<sub>18</sub> and V<sub>18REG</sub> power pins and V<sub>BACKUP</sub> through the V<sub>18\_BKP</sub> pin. This scheme is intended to provide 5V I/O capability.
- **Caution:** When powered by 5.0V, the USB peripheral cannot operate.

### Low power modes

The STR750F supports 5 low power modes, SLOW, PCG, WFI, STOP and STANDBY.

- SLOW MODE: the system clock speed is reduced. Alternatively, the PLL and the main oscillator can be stopped and the device is driven by a low power clock (f<sub>RTC</sub>). The clock is either an external 32.768 kHz oscillator or the internal low power RC oscillator.
- PCG MODE (Peripheral Clock Gating MODE): When the peripherals are not used, their APB clocks are gated to optimize the power consumption.
- WFI MODE (Wait For Interrupts): only the CPU clock is stopped, all peripherals continue to work and can wake-up the CPU when IRQs occur.
- STOP MODE: all clocks/peripherals are disabled. It is also possible to disable the oscillators and the Main Voltage Regulator (In this case the V<sub>CORE</sub> is entirely powered by V<sub>18\_BKP</sub>). This mode is intended to achieve the lowest power consumption with SRAM and registers contents retained. The system can be woken up by any of the external interrupts / wake-up lines or by the RTC timer which can optionally be kept running. The RTC can be clocked either by the 32.768 kHz Crystal or the Low Power RC Oscillator.

Alternatively, STOP mode gives flexibility to keep the either main oscillator, or the Flash or the Main Voltage Regulator enabled when a fast start after wake-up is preferred (at the cost of some extra power consumption).

- STANDBY MODE: This mode (only available in single supply power schemes) is intended to achieve the lowest power consumption even when the temperature is increasing. The digital power supply (V<sub>CORE</sub>) is completely removed (no leakage even at high ambient temperature). SRAM and all register contents are lost. Only the RTC remains powered by V<sub>18\_BKP</sub> The STR750F can be switched back from STANDBY to RUN mode by a trigger event on the WKP\_STDBY pin or an alarm timeout on the RTC counter.
- **Caution:** It is important to bear in mind that it is forbidden to remove power from the V<sub>DD\_IO</sub> power supply in any of the Low Power Modes (even in STANDBY MODE).

### DMA

The flexible 4-channel general-purpose DMA is able to manage memory to memory, peripheral to memory and memory to peripheral transfers. The DMA controller supports circular buffer management avoiding the generation of interrupts when the controller reaches the end of the buffer.

The DMA can be used with the main peripherals: UART0, SSP0, Motor control PWM timer (PWM), standard timer TIM0 and ADC.

### RTC (real-time clock)

The real-time clock provides a set of continuously running counters which can be used with suitable software to provide a clock calendar function, and provides an alarm interrupt and a



### I<sup>2</sup>C bus

The I<sup>2</sup>C bus interface can operate in multi-master and slave mode. It can support standard and fast modes (up to 400KHz).

#### High speed universal asynch. receiver transmitter (UART)

The three UART interfaces are able to communicate at speeds of up to 2 Mbit/s. They provide hardware management of the CTS and RTS signals and have LIN Master capability.

To optimize the data transfer between the processor and the peripheral, two FIFOs (receive/transmit) of 16 bytes each have been implemented.

One UART can be served by the DMA controller (UART0).

### Synchronous serial peripheral (SSP)

The two SSPs are able to communicate up to 8 Mbit/s (SSP1) or up to 16 Mbit/s (SSP0) in standard full duplex 4-pin interface mode as a master device or up to 2.66 Mbit/s as a slave device. To optimize the data transfer between the processor and the peripheral, two FIFOs (receive/transmit) of 8 x 16 bit words have been implemented. The SSPs support the Motorola SPI or TI SSI protocols.

One SSP can be served by the DMA controller (SSP0).

### Controller area network (CAN)

The CAN is compliant with the specification 2.0 part B (active) with a bit rate up to 1Mbit/s. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. Up to 32 message objects are handled through an internal RAM buffer. In LQFP64 devices, CAN and USB cannot be connected simultaneously.

### Universal serial bus (USB)

The STR750F embeds a USB device peripheral compatible with the USB Full speed 12Mbs. The USB interface implements a full speed (12 Mbit/s) function interface. It has software configurable endpoint setting and suspend/resume support. The dedicated 48 MHz clock source is generated from the internal main PLL.  $V_{DD}$  must be in the range 3.3V±10% for USB operation.

### ADC (analog to digital converter)

The 10-bit Analog to Digital Converter, converts up to 16 external channels (11 channels in 64-pin devices) in single-shot or scan modes. In scan mode, continuous conversion is performed on a selected group of analog inputs. The minimum conversion time is  $3.75 \ \mu s$  (including the sampling time).

The ADC can be served by the DMA controller.

An analog watchdog feature allows you to very precisely monitor the converted voltage of up to four channels. An IRQ is generated when the converted voltage is outside the programmed thresholds.

The events generated by TIM0, TIM2 and PWM timers can be internally connected to the ADC start trigger, injection trigger, and DMA trigger respectively, to allow the application to synchronize A/D conversion and timers.



	Pin	n°					In	put		C	)utpu	ıt	y	Main function (after reset)			
LQFP100 <sup>(1)</sup>	LFBGA100 <sup>(1)</sup>	LQFP64 <sup>(2)</sup>	LFBGA64 <sup>(2)</sup>	Pin name	Type	Input Level	floating	pd/nd	Ext. int /Wake-up	Capability	OD (3)	PP	Usable in Standby		Alternate	e function	
91	A4	59	A3	P1.04 / PWM3N / ADC_IN9	I/O	Τ <sub>Τ</sub>	x	х		04	х	х		Port 1.04	PWM: PWM3 complementary output <sup>(4)</sup>	ADC: analog input 9	
92	A3			P1.14 / ADC_IN15	I/O	Τ <sub>Τ</sub>	x	х		O8	х	х		Port 1.14	ADC: analog input 15		
93	A2			P1.13 / ADC_IN14	I/O	Τ <sub>Τ</sub>	x	х	EIT13	O8	х	х		Port 1.13	ADC: analog inpu	t 14	
94	D5			P1.01 / TIM0_TI2	I/O	TT	x	х		02	x	x		Port 1.01	TIM0: Input Captu external clock 2 (r P0.05) <sup>(8)</sup>		
95	E6			P1.00 / TIM0_OC2	I/O	Τ <sub>Τ</sub>	x	х		O2	х	х		Port 1.00	TIM0: Output com (remappable to Po		
96	C4	60	C4	V18	S									external capa See <i>Figure 4.</i> To be connec	tabilization for main voltage regulator. Requires xternal capacitors 33nF between V18 and VSS18. iee <i>Figure 4.2.</i> o be connected to the 1.8V external power supply then embedded regulators are not used.		
97	D4	61	C5	VSS18	S									Ground Volta	round Voltage for the main voltage regulator.		
98	D3	62	A2	VSS_IO	S									Ground Volta	ge for digital I/Os		
99	C3	63	B2	VDD_IO	S									Supply Voltag	e for digital I/Os		
100	A1	64	A1	P0.03 / TIM2_TI1 / ADC_IN1	I/O	Τ <sub>Τ</sub>	x	x		02	x	x		Port 0.03	TIM2: Input Capture / trigger / external clock 1	ADC: analog input 1	

Table 6. STR750F pin description (continued)

1. For STR755FVx part numbers, the USB pins must be left unconnected.

2. The non available pins on LQPFP64 and LFBGA64 packages are internally tied to low level.

3. None of the I/Os are True Open Drain: when configured as Open Drain, there is always a protection diode between the I/O pin and VDD\_IO.

4. In the 100-pin package, this Alternate Function is duplicated on two ports. You can configure one port to use this AF, the other port is then free for general purpose I/O (GPIO), external interrupt/wake-up lines, or analog input (ADC\_IN) where these functions are listed in the table.

5. It is mandatory that the NJTRST pin is reset to ground during the power-up phase. It is recommended to connect this pin to NRSTOUT pin (if available) or NRSTIN.

 After reset, these pins are enabled as JTAG alternate function see (*Port reset state on page 16*). To use these ports as general purpose I/O (GPIO), the DBGOFF control bit in the GPIO\_REMAPOR register must be set by software (in this case, debugging these I/Os via JTAG is not possible).


7. There are two different TQFP and BGA 64-pin packages: in the first one, pins 41 and 42 are mapped to USB DN/DP while for the second one, they are mapped to P0.15/CAN\_TX and P0.14/CAN\_RX.

8. For details on remapping these alternate functions, refer to the GPIO\_REMAPOR register description.



## 5 Memory map

Figure 5.	Memory map
-----------	------------





### 6.1.6 Power supply schemes

When mentioned, some electrical parameters can refer to a dedicated power scheme among the four possibilities. The four different power schemes are described below.

### Power supply scheme 1: Single external 3.3 V power source





Figure 8. Power supply scheme 1





Power supply scheme 4: Dual external 1.8 V and 5.0 V supply

### 6.1.7 I/O characteristics versus the various power schemes (3.3V or 5.0V)

Unless otherwise mentioned, all the I/O characteristics are valid for both

- V<sub>DD IO</sub>=3.0 V to 3.6 V with bit EN33=1
- V<sub>DD IO</sub>=4.5 V to 5.5 V with bit EN33=0


When  $V_{DD \ IO}$ =3.0 V to 3.6 V, I/Os are not 5V tolerant.

### 6.1.8 Current consumption measurements

All the current consumption measurements mentioned below refer to Power scheme 1 and 2 as described in *Figure 12* and *Figure 13* 



57







Figure 15. Power consumption measurements in power scheme 4 (regulators disabled)



### 6.3 Operating conditions

### 6.3.1 General operating conditions

Subject to general operating conditions for  $V_{\text{DD}\ \text{IO}}$  , and  $T_{\text{A}}$  unless otherwise specified.

Table 10. General	operating conditions
-------------------	----------------------

Symbol	Parameter	Conditions	Min	Max	Unit		
		Accessing SRAM with 0 wait states	0	64			
	Internal AHB Clock frequency	Accessing Flash in burst mode, T <sub>A</sub> ≤85° C	0	60			
<sup>f</sup> нсlк		Accessing Flash in burst mode T <sub>A</sub> >85° C		56	MHz		
		Accessing Flash with 0 wait states	0	32			
f <sub>PCLK</sub>		Write access to Flash registers <sup>(1)</sup>	0	30			
		Accessing Flash in RWW mode	0	16			
f <sub>PCLK</sub>	Internal APB Clock frequency		0	32	MHz		
	Standard Operating Voltage Power Scheme 1 & 2		3.0	3.6			
V DD_IO	Standard Operating Voltage Power Scheme 3 & 4		4.5	5.5	V		
V <sub>18</sub>	Standard Operating Voltage Power Scheme 2 & 4		1.65	1.95			
		LQFP100		434			
Р	Power dissipation at $T_A = 85^\circ$ C	LQFP64		444			
PD	for suffix 6 or $T_A$ = 105° C for suffix 7 <sup>(2)</sup>	LFBGA100		60         56         32         30         16         32         3.6         5.5         1.95         434	mW		
		LFBGA64		64         60         56         32         30         16         32         30         16         32         3.6         5.5         1.95         434         487         344         85         105         125         105			
	Ambient temperature for 6 suffix	Maximum power dissipation	-40	85	°C		
т	version	Low power dissipation <sup>(3)</sup>	-40	105	°C		
$ \frac{f_{PCLK}}{V_{DD_{IO}}} = \frac{Ir}{S} $ $ \frac{V_{DD_{IO}}}{V_{18}} = \frac{S}{P} $ $ \frac{V_{18}}{P_{D}} = \frac{S}{S} $ $ \frac{P_{D}}{F_{C}} = \frac{S}{S} $ $ \frac{A}{V_{18}} = \frac{A}{V_{18}} $	Ambient temperature for 7 suffix	Maximum power dissipation	-40	105	°C		
	version	Low power dissipation <sup>(3)</sup>	C       0       0         sh in burst       0       3         sh with 0 wait       0       3         o Flash       0       3         sh in RWW       0       1         0       3       3         4.5       5         1.65       1         4.5       5         1.65       1         4       4         4       4         5       4         4       4         4       4         5       1.65         1       4         5       1.65         1       4         5       3         6       4         5       4         5       1         6       3         6       3         6       5         6       3         6       4         5       1         6       4         5       1         6       1         6       1         6       1         6       1         6 <td>125</td> <td>°C</td>	125	°C		
т.	Junction temperature range	6 Suffix Version	-40	105	°C		
۰J		7 Suffix Version	-40	125	°C		

1. Write access to Flash registers is either a program, erase, set protection or un-set protection operation.

2. If  $T_A$  is lower, higher PD values are allowed as long as  $T_J$  does not exceed  $T_{Jmax}$  (see Section 7.2: Thermal characteristics on page 79).

 In low power dissipation state, T<sub>A</sub> can be extended to this range as long as T<sub>J</sub> does not exceed T<sub>Jmax</sub> (see Section 7.2: Thermal characteristics on page 79).



300

250

200

150 100

50

0

-40

25

IStop (uA)

Figure 16. Power consumption in STOP mode Figure 17. Pow in Single supply scheme (3.3 V Sing range)




Figure 18. Power consumption in STANDBY mode (3.3 V range)

-TYP (3.3V)


MAX (3.6V)

45


55

Temp (°C)

75



57



7. Power consumption in STOP mode Single supply scheme (5 V range)

### **PLL characteristics**

Subject to general operating conditions for  $V_{DD \ IO}$ , and  $T_A$ .

Table 24. PLL characteristics	Table 24.	PLL	characteristics
-------------------------------	-----------	-----	-----------------

Symbol	Parameter	Test Conditions		Unit		
Symbol	Falameter	Test Conditions	Min	Тур	Max <sup>(1)</sup>	Unit
f	PLL input clock			4.0		MHz
f <sub>PLL_IN</sub>	PLL input clock duty cycle		40		60	%
f <sub>PLL_OUT</sub>	PLL multiplier output clock	f <sub>PLL_IN</sub> x 24			165	MHz
f <sub>VCO</sub>	VCO frequency range	When PLL operates (locked)	336		960	MHz
t <sub>LOCK</sub>	PLL lock time				300	μS
∆t <sub>JITTER1</sub> <sup>(2)(3)</sup>	Single period jitter (+/-3 $\Sigma$ peak to peak)	$f_{PLL_IN} = 4 \text{ MHz}^{(4)}$ V <sub>DD_IO</sub> is stable			+/-250	ps
∆t <sub>JITTER2</sub> <sup>(2)(3)</sup>	Long term jitter (+/- $3\Sigma$ peak to peak)	$f_{PLL_IN} = 4 \text{ MHz}^{(4)}$ V <sub>DD_IO</sub> is stable			+/-2.5	ns
∆t <sub>JITTER3</sub> <sup>(2)(3)</sup>	Cycle to cycle jitter (+/- $3\Sigma$ peak to peak)	$f_{PLL\_IN} = 4 \text{ MHz}^{(4)}$ V <sub>DD_IO</sub> is stable			+/-500	ps

1. Data based on product characterisation, not tested in production.

2. Refer to jitter terminology in : PLL characteristics on page 47 for details on how jitter is specified.

 The jitter specification holds true only up to 50mV (peak-to-peak) noise on V<sub>DDA\_PLL</sub> and V<sub>18</sub> supplies. Jitter will increase if the noise is more than 50mV. In addition, it assumes that the input clock has no jitter.

4. The PLL parameters (MX1, MX0, PRESC1, PRESC2) must respect the constraints described in: PLL characteristics on page 47.

### Internal RC oscillators (FREEOSC & LPOSC)

Subject to general operating conditions for  $V_{DD}$  IO, and  $T_A$ .

### Table 25. Internal RC oscillators (FREEOSC & LPOSC)

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
f <sub>CK_FREEOSC</sub>	FREEOSC Oscillator Frequency		3	5	8	MHz
f <sub>CK_LPOSC</sub>	LPOSC Oscillator Frequency		150	300	500	kHz



### 6.3.8 I/O port pin characteristics

### **General characteristics**

Subject to general operating conditions for  $V_{DD_{-}IO}$  and  $T_A$  unless otherwise specified.

### Table 32.General characteristics

	I/O static characteristics							
Symbol	Parameter	Con	Min	Тур	Мах	Unit		
V <sub>IL</sub>	Input low level voltage					0.8	v	
V <sub>IH</sub>	Input high level voltage	TTL ports		2			v	
V <sub>hys</sub>	Schmitt trigger voltage hysteresis <sup>(1)</sup>			400		mV		
I <sub>INJ(PIN)</sub>	Injected Current on any I/O pin				± 4			
ΣI <sub>INJ(PIN</sub> (2)	Total injected current (sum of all I/O and control pins)				± 25	mA		
I <sub>lkg</sub>	Input leakage current on robust pins	See Section 6.3.12 on page 72						
, i i i i i i i i i i i i i i i i i i i	Input leakage current <sup>(3)</sup>	$V_{SS} \leq V_{IN} \leq V_{DD_{IO}}$				±1		
۱ <sub>S</sub>	Static current consumption <sup>(4)</sup>	Floating inpu	t mode		200		μA	
Б	Weak pull-up equivalent	V V	V <sub>DD_IO</sub> =3.3 V	50	95	200	kΩ	
R <sub>PU</sub>	resistor <sup>(5)</sup>	V <sub>IN</sub> =V <sub>SS</sub>	V <sub>DD_IO</sub> =5 V	20	58	150	kΩ	
Б	Weak pull-down equivalent	V V	V <sub>DD_IO</sub> =3.3 V	25	80	180	kΩ	
R <sub>PD</sub>	resistor <sup>(5)</sup>	V <sub>IN</sub> =V <sub>DD_IO</sub>	V <sub>DD_IO</sub> =5 V	20	50	120	kΩ	
C <sub>IO</sub>	I/O pin capacitance				5		pF	
t <sub>w(IT)in</sub>	External interrupt/wake-up lines pulse time <sup>(6)</sup>			2			Т <sub>АР</sub> в	

1. Hysteresis voltage between Schmitt trigger switching levels.

 When the current limitation is not possible, the V<sub>IN</sub> absolute maximum rating must be respected, otherwise refer to I<sub>INJ(PIN)</sub> specification. A positive injection is induced by V<sub>IN</sub>>V<sub>DD\_IO</sub> while a negative injection is induced by V<sub>IN</sub><V<sub>SS</sub>. Refer to *Section 6.2 on page 32* for more details.

3. Leakage could be higher than max. if negative current is injected on adjacent pins.

4. Configuration not recommended, all unused pins must be kept at a fixed voltage: using the output mode of the I/O for example or an external pull-up or pull-down resistor (see *Figure 25*). Data based on design simulation and/or technology characteristics, not tested in production.

5. The R<sub>PU</sub> pull-up and R<sub>PD</sub> pull-down equivalent resistor are based on a resistive transistor.

6. To generate an external interrupt, a minimum pulse width has to be applied on an I/O port pin configured as an external interrupt source.



	I/O Output drive characteristics for $V_{DD_{IO}} = 3.0$ to 3.6 V and EN33 bit =1 or $V_{DD_{IO}} = 4.5$ to 5.5 V and EN33 bit =0							
l/O Type	Symbol	Parameter	Conditions	Min	Max	Unit		
O2	V <sub>OL</sub> <sup>(1)</sup>	Output low level voltage for a standard I/O pin when 8 pins are sunk at same time	I <sub>IO</sub> =+2 mA		0.4			
	V <sub>OH</sub> <sup>(2)</sup>	Output high level voltage for an I/O pin when 4 pins are sourced at same time	I <sub>IO</sub> =-2 mA	V <sub>DD_IO</sub> -0.8				
O4	V <sub>OL</sub> <sup>(1)</sup>	Output low level voltage for a standard I/O pin when 8 pins are sunk at same time	I <sub>IO</sub> =+4 mA		0.4			
	V <sub>OH</sub> <sup>(2)</sup>	Output high level voltage for an I/O pin when 4 pins are sourced at same time	I <sub>IO</sub> =-4 mA	V <sub>DD_IO</sub> -0.8		V		
		Output low level voltage for a standard I/O pin when 8 pins are sunk at same time	I <sub>IO</sub> =+8 mA		0.4			
O8	V <sub>OL</sub> <sup>(1)</sup>	Output low level voltage for a high sink I/O pin when 4 pins are sunk at same time	I <sub>IO</sub> =+20 mA, T <sub>A</sub> ≤85°C T <sub>A</sub> ≥85°C		1.3 1.5			
		une	I <sub>IO</sub> =+8 mA		0.4			
	V <sub>OH</sub> <sup>(2)</sup>	Output high level voltage for an I/O pin when 4 pins are sourced at same time	I <sub>IO</sub> =-8 mA	V <sub>DD_IO</sub> -0.8				

### Table 33.Output driving current

1. The I<sub>IO</sub> current sunk must always respect the absolute maximum rating specified in Section 6.2.2 and the sum of I<sub>IO</sub> (I/O ports and control pins) must not exceed I<sub>VSS\_IO</sub>.

 The I<sub>IO</sub> current sourced must always respect the absolute maximum rating specified in Section 6.2.2 and the sum of I<sub>IO</sub> (I/O ports and control pins) must not exceed I<sub>VDD\_IO</sub>.



### SMI - serial memory interface

Subject to general operating conditions with  $C_L\approx 30$  pF.

Table 40.	SMI characteristics <sup>(1)</sup>	)
-----------	------------------------------------	---

Symbol	Parameter	Min	Max	Unit
4			32 <sup>(2)(3)</sup>	MHz
<sup>f</sup> sмi_cк	SMI clock frequency		48 <sup>(4)</sup>	INILIZ
t <sub>r(SMI_CK)</sub>	SMI clock rise time		10	nc
t <sub>f(SMI_CK)</sub>	SMI clock fall time		8	ns
t <sub>v(SMI_DOUT)</sub>	Data output valid time		10	
t <sub>h(SMI_DOUT)</sub>	Data output hold time		0	
t <sub>v(SMI_CSSx)</sub>	CSS output valid time		10	
t <sub>h(SMI_CSSx)</sub>	CSS output hold time		0	
t <sub>su(SMI_DIN)</sub>	Data input setup time	0		
t <sub>h(SMI_DIN)</sub>	Data input hold time	5		


1. Data based on characterisation results, not tested in production.

2. Max. frequency =  $f_{PCLK}/2 = 64/2 = 32$  MHz.

3. Valid for all temperature ranges: -40 to 105  $^{\circ}\text{C},$  with 30 pF load capacitance.

4. Valid up to 60 °C, with 10 pF load capacitance.

### Figure 39. SMI timing diagram



### I<sup>2</sup>C - Inter IC control interface

Subject to general operating conditions for  $V_{DD_{-}IO}$ ,  $f_{PCLK}$ , and  $T_A$  unless otherwise specified.

The  $I^2C$  interface meets the requirements of the Standard  $I^2C$  communication protocol described in the following table with the restriction mentioned below:

**Restriction:** The I/O pins which SDA and SCL are mapped to are not "True" Open-Drain: when configured as open-drain, the PMOS connected between the I/O pin and  $V_{DD\_IO}$  is disabled, but it is still present. Also, there is a protection diode between the I/O pin and  $V_{DD\_IO}$  is disabled, but it is still present. Also, there is a protection diode between the I/O pin and  $V_{DD\_IO}$ . Consequently, when using this I<sup>2</sup>C in a multi-master network, it is



### 6.3.12 10-bit ADC characteristics

Subject to general operating conditions for  $V_{DDA\_ADC},\,f_{PCLK},$  and  $T_A$  unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ <sup>(1)</sup>	Max	Unit
f <sub>ADC</sub>	ADC clock frequency		0.4		8	MHz
V <sub>AIN</sub>	Conversion voltage range <sup>(2)</sup>		$V_{SSA\_ADC}$		$V_{DDA\_ADC}$	V
R <sub>AIN</sub>	External input impedance <sup>(3)(4)</sup>				10	kΩ
C <sub>AIN</sub>	External capacitor on analog input <sup>(3)(4)</sup>				6.8	pF
l <sub>lkg</sub>		+400 µA injected on any pin			1	μA
	Induced input leakage current	-400 μA injected on any pin except specific adjacent pins in <i>Table 46</i>			1	μΑ
		-400µA injected on specific adjacent pins in <i>Table 46</i>		40		μA
C <sub>ADC</sub>	Internal sample and hold capacitor			3.5		pF
+	Colibration Time	f <sub>CK_ADC</sub> =8 MHz	725.25			μs
t <sub>CAL</sub>	Calibration Time		5802			1/f <sub>ADC</sub>
t <sub>CONV</sub>	Total Conversion time (including sampling time)	f <sub>CK_ADC</sub> =8 MHz		3.75		
				30 (11 for sampling + 19 for Successive Approximation)		1/f <sub>ADC</sub>
I <sub>ADC</sub>		Sunk on V <sub>DDA_ADC</sub>		3.7		mA

Table 45.10-bit ADC characteristics

1. Unless otherwise specified, typical data are based on  $T_A=25^{\circ}C$ . They are given only as design guidelines and are not tested.

2. Calibration is needed once after each power-up.

 C<sub>PARASITIC</sub> represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (3 pF). A high C<sub>PARASITIC</sub> value will downgrade conversion accuracy. To remedy this, f<sub>ADC</sub> should be reduced.

4. Depending on the input signal variation ( $f_{AIN}$ ),  $C_{AIN}$  can be increased for stabilization time and reduced to allow the use of a larger serial resistor ( $R_{AIN}$ ). It is valid for all  $f_{ADC}$  frequencies  $\leq 8$  MHz.




### ADC accuracy vs. negative injection current

Injecting negative current on specific pins listed in *Table 46* (generally adjacent to the analog input pin being converted) should be avoided as this significantly reduces the accuracy of the conversion being performed. It is recommended to add a Schottky diode (pin to ground) to pins which may potentially inject negative current.

Table 46. List of adjacent pi
-------------------------------

Analog input	Related adjacent pins
a	None
AIN1/P0.03	None
AIN2/P0.12	P0.11
AIN3/P0.17	P0.18 and P0.16
AIN4/P0.19	P0.24
AIN5/P0.22	None
AIN6/P0.23	P2.04
AIN7/P0.27	P1.11 and P0.26
AIN8/P0.29	P0.30 and P0.28
AIN9/P1.04	None
AIN10/P1.06	P1.05
AIN11/P1.08	P1.04 and P1.13
AIN12/P1.11	P2.17 and P0.27
AIN13/P1.12	None
AIN14/P1.13	P1.14 and P1.01
AIN15/P1.14	None

### Figure 42. Typical application with ADC



### Analog power supply and reference pins

The  $V_{DDA\_ADC}$  and  $V_{SSA\_ADC}$  pins are the analog power supply of the A/D converter cell.

Separation of the digital and analog power pins allow board designers to improve A/D performance. Conversion accuracy can be impacted by voltage drops and noise in the event of heavily loaded or badly decoupled power supply lines (see : *General PCB design guidelines on page 74*).



ADC accuracy with $f_{CK_SYS}$ = 20 MHz, $f_{ADC}$ =8 MHz, $R_{AIN}$ < 10 k $\Omega$ This assumes that the ADC is calibrated <sup>(1)</sup>					
Symbol	Parameter Conditions		Тур	Max	Unit
ΙΕ <sub>Τ</sub> Ι	Total unadjusted error <sup>(2) (3)</sup>	V <sub>DDA_ADC</sub> =3.3 V	1	1.2	
		V <sub>DDA_ADC</sub> =5.0 V	1	1.2	
IE <sub>O</sub> I	Offset error <sup>(2) (3)</sup>	V <sub>DDA_ADC</sub> =3.3 V	0.15	0.5	
		V <sub>DDA_ADC</sub> =5.0 V	0.15	0.5	
E <sub>G</sub>	Gain Error <sup>(2) (3)</sup>	V <sub>DDA_ADC</sub> =3.3 V	-0.8	-0.2	LSB
		V <sub>DDA_ADC</sub> =5.0 V	-0.8	-0.2	LOD
IE <sub>D</sub> I	Differential linearity error <sup>(2) (3)</sup>	V <sub>DDA_ADC</sub> =3.3 V	0.7	0.9	
	Differential linearity effort 7.57	V <sub>DDA_ADC</sub> =5.0 V	0.7	0.9	
ΙΕ <sub>L</sub> Ι	Integral linearity error <sup>(2) (3)</sup>	V <sub>DDA_ADC</sub> =3.3 V	0.6	0.8	
		V <sub>DDA_ADC</sub> =5.0 V	0.6	0.8	


#### Table 47.ADC accuracy

1. Calibration is needed once after each power-up.


2. Refer to ADC accuracy vs. negative injection current on page 73

3. ADC Accuracy vs. MCO (Main Clock Output): the ADC accuracy can be significantly degraded when activating the MCO on pin P0.01 while converting an analog channel (especially those which are close to the MCO pin). To avoid this, when an ADC conversion is launched, it is strongly recommended to disable the MCO.






75/84



### Figure 46. 100-pin low profile flat package (14x14)


### Figure 47. 64-ball low profile fine pitch ball grid array package



SEATING PLANE 31	Dim.	Dim			inches <sup>(1)</sup>		
SETTING PLANE [C]   +	Dini.	Min	Тур	Max	Min	Тур	Max
	Α			1.700			0.0669
গ্ৰাহা হাব	A1	0.270			0.0106		
	A2		1.085			0.0427	
	A3		0.30			0.0118	
	A4			0.80			0.0315
« <del>60</del> 000000 <del>0   ,</del> ]	b	0.45	0.50	0.55	0.0177	0.0197	0.0217
J 000000000   4	D	9.85	10.00	10.15	0.3878	0.3937	0.3996
	D1		7.20			0.2835	
	E	9.85	10.00	10.15	0.3878	0.3937	0.3996
	E1		7.20			0.2835	
	е		0.80			0.0315	
1 2 3 4 5 6 7 8 9 10	F		1.40			0.055	
	ddd			0.12			0.005
▲ 11 CORNER INDEX AREA         ∞b (100 BALLS)           (SEE NOTE.5)         ▲ #eee@D C A B	eee			0.15			0.006
<b>○ (@ m •</b> ] <sup>♥</sup>	fff			0.08			0.003
🗩 🕀 воттом игм		Number of Balls					
	Ν			1(	00		
	1. Values digits.	in inches a	are converte	ed from mm	and round	ed to 4 dec	imal

### Figure 48. 100-ball low profile fine pitch ball grid array package







# 9 Revision history

Table 50.	Document revision history
-----------	---------------------------

Date	Revision	Description of Changes
25-Sep-2006	1	Initial release
30-Oct-2006	2	Added power consumption data for 5V operation in Section 6
04-Jul-2007	3	Changed datasheet title from STR750F to STR750FXX STR751Fxx STR752Fxx STR755xx. Added <i>Table 1: Device summary on page 1</i> Added note 1 to <i>Table 6</i> Added STOP mode IDD max. values in <i>Table 14</i> Updated XT2 driving current in <i>Table 23</i> . Updated RPD in <i>Table 32</i> Updated <i>Table 21: XRTC1 external clock source on page 45</i> Updated <i>Table 34: Output speed on page 57</i> Added characteristics for <i>SSP synchronous serial peripheral in master</i> <i>mode (SPI or TI mode) on page 62</i> and <i>SSP synchronous serial</i> <i>peripheral in slave mode (SPI or TI mode) on page 65</i> Added characteristics for <i>SMI - serial memory interface on page 68</i> Added <i>Table 42: USB startup time on page 70</i>
23-Oct-2007	4	Updated Section 6.2.3: Thermal characteristics on page 33 Updated P <sub>D</sub> , T <sub>J</sub> and T <sub>A</sub> in Section 6.3: Operating conditions on page 34 Updated Table 20: XT1 external clock source on page 44 Updated Table 21: XRTC1 external clock source on page 45 Updated Section 7: Package characteristics on page 76 (inches rounded to 4 decimal digits instead of 3) Updated Ordering information Section 8: Order codes on page 81
17-Feb-2009	5	Modified note 3 below <i>Table 8: Current characteristics on page 33</i> Added AHB clock frequency for write access to Flash registers in <i>Table 10: General operating conditions on page 34</i> Modified note 3 below <i>Table 41: SDA and SCL characteristics on</i> <i>page 69</i>

