


Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?



"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Obsolete
Core Processor	ARM7®
Core Size	32-Bit Single-Core
Speed	60MHz
Connectivity	CANbus, I²C, SPI, SSI, SSP, UART/USART
Peripherals	DMA, PWM, WDT
Number of I/O	38
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 11x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LFBGA
Supplier Device Package	-
Purchase URL	<a href="https://www.e-xfl.com/product-detail/stmicroelectronics/str752fr2h6">https://www.e-xfl.com/product-detail/stmicroelectronics/str752fr2h6</a>

## Contents

<b>1</b>	<b>Description</b>	<b>4</b>
<b>2</b>	<b>Device overview</b>	<b>4</b>
<b>3</b>	<b>Introduction</b>	<b>5</b>
3.1	Functional description	5
3.2	Block diagram	11
<b>4</b>	<b>Pin description</b>	<b>12</b>
4.1	Pin description table	15
4.2	External components	22
<b>5</b>	<b>Memory map</b>	<b>23</b>
<b>6</b>	<b>Electrical parameters</b>	<b>24</b>
6.1	Parameter conditions	24
6.1.1	Minimum and maximum values	24
6.1.2	Typical values	24
6.1.3	Typical curves	24
6.1.4	Loading capacitor	25
6.1.5	Pin input voltage	25
6.1.6	Power supply schemes	26
6.1.7	I/O characteristics versus the various power schemes (3.3V or 5.0V)	29
6.1.8	Current consumption measurements	29
6.2	Absolute maximum ratings	32
6.2.1	Voltage characteristics	32
6.2.2	Current characteristics	33
6.2.3	Thermal characteristics	33
6.3	Operating conditions	34
6.3.1	General operating conditions	34
6.3.2	Operating conditions at power-up / power-down	35
6.3.3	Embedded voltage regulators	35
6.3.4	Supply current characteristics	36
6.3.5	Clock and timing characteristics	44

## 3 Introduction

This Datasheet contains the description of the STR750F family features, pinout, Electrical Characteristics, Mechanical Data and Ordering information.

For complete information on the Microcontroller memory, registers and peripherals. Please refer to the STR750F Reference Manual.

For information on the ARM7TDMI-S core please refer to the ARM7TDMI-S Technical Reference Manual available from Arm Ltd.

For information on programming, erasing and protection of the internal Flash memory please refer to the STR7 Flash Programming Reference Manual

For information on third-party development tools, please refer to the <http://www.st.com/mcu> website.

### 3.1 Functional description

The STR750F family includes devices in 2 package sizes: 64-pin and 100-pin. Both types have the following common features:

#### ARM7TDMI-S™ core with embedded Flash & RAM

STR750F family has an embedded ARM core and is therefore compatible with all ARM tools and software. It combines the high performance ARM7TDMI-S™ CPU with an extensive range of peripheral functions and enhanced I/O capabilities. All devices have on-chip high-speed single voltage FLASH memory and high-speed RAM.

*Figure 1* shows the general block diagram of the device family.

#### Embedded Flash memory

Up to 256 KBytes of embedded Flash is available in Bank 0 for storing programs and data. An additional Bank 1 provides 16 Kbytes of RWW (Read While Write) memory allowing it to be erased/programmed on-the-fly. This partitioning feature is ideal for storing application parameters.

- When configured in burst mode, access to Flash memory is performed at CPU clock speed with 0 wait states for sequential accesses and 1 wait state for random access (maximum 60 MHz).
- When not configured in burst mode, access to Flash memory is performed at CPU clock speed with 0 wait states (maximum 32 MHz)

#### Embedded SRAM

16 Kbytes of embedded SRAM accessed (read/write) at CPU clock speed with 0 wait states.

#### Enhanced interrupt controller (EIC)

In addition to the standard ARM interrupt controller, the STR750F embeds a nested interrupt controller able to handle up to 32 vectors and 16 priority levels. This additional hardware block provides flexible interrupt management features with minimal interrupt latency.

**Table 6. STR750F pin description (continued)**

Pin n°	Pin name	Type	Input				Output			Main function (after reset)	Alternate function						
			Input Level	floating	pu/pd	Ext. int/Wake-up	Capability	OD (3)	PP								
7	D1	5	D1	P0.29 / TIM1_TI1 / ADC_IN8	I/O	T <sub>T</sub>	X	X		O2	X	X	Port 0.29	TIM1: Input Capture 1	ADC: Analog input 8		
8	E1	6	D2	P0.28 / TIM1_OC1	I/O	T <sub>T</sub>	X	X		O2	X	X	Port 0.28	TIM1: Output Compare 1			
9	E5	7	D3	TEST	I								Reserved, must be tied to ground				
10	E4	8	D4	VSS_IO	S								Ground Voltage for digital I/Os				
11	E2			P0.23 / UART1_RTS / ADC_IN6	I/O	T <sub>T</sub>	X	X		O2	X	X	Port 0.23	UART1: Ready To Send output <sup>(4)</sup>	ADC analog input 6		
12	F5			P2.04 / TIM2_OC1	I/O	T <sub>T</sub>	X	X		O2	X	X	Port 2.04	TIM2: Output Compare 1 <sup>(4)</sup>			
13	F1			P2.03 / UART1_RTS	I/O	T <sub>T</sub>	X	X		O2	X	X	Port 2.03	UART1: Ready To Send output <sup>(4)</sup>			
14	F4			P2.02	I/O	T <sub>T</sub>	X	X		O2	X	X	Port 2.02				
15	E3			P0.22 / UART1_CTS / ADC_IN5	I/O	T <sub>T</sub>	X	X		O2	X	X	Port 0.22	UART1: Clear To Send input	ADC: Analog input 5		
16	F2	9	E4	P0.21 / UART1_TX	I/O	T <sub>T</sub>	X	X		O2	X	X	Port 0.21	UART1: Transmit data output (remappable to P0.15) <sup>(4)</sup>			
17	F3	10	E3	P0.20 / UART1_RX	I/O	T <sub>T</sub>	X	X		O2	X	X	Port 0.20	UART1: Receive data input (remappable to P0.14) <sup>(4)</sup>			
18	G3	11	E2	P1.19 / JTMS	I/O	T <sub>T</sub>	X	X		O2	X	X	JTAG mode selection input <sup>(6)</sup>	Port 1.19			
19	G2	12	E1	P1.18 / JTCK	I/O	T <sub>T</sub>	X	X		O2	X	X	JTAG clock input <sup>(6)</sup>	Port 1.18			
20	H3	13	F4	P1.17 / JTDO	I/O	T <sub>T</sub>	X	X		O8	X	X	JTAG data output <sup>(6)</sup>	Port 1.17			
21	H2	14	F3	P1.16 / JTDI	I/O	T <sub>T</sub>	X	X		O2	X	X	JTAG data input <sup>(6)</sup>	Port 1.16			
22	G1	15	F2	NJTRST	I	T <sub>T</sub>							JTAG reset input <sup>(5)</sup>				
23	G4			P2.01	I/O	T <sub>T</sub>	X	X		O2	X	X	Port 2.01				
24	G5			P2.00	I/O	T <sub>T</sub>	X	X		O2	X	X	Port 2.00				
25	H1	16	F1	P0.13 / RTCK / UART0_RTS / UART2_TX	I/O	T <sub>T</sub>	X	X		O8	X	X	JTAG return clock output <sup>(6)</sup>	Port 0.13			
													UART0: Ready To Send output <sup>(4)</sup>	UART2: Transmit Data output (when remapped) <sup>(8)</sup>			


**Table 6. STR750F pin description (continued)**

Pin n°	Pin name	Type	Input				Output			Main function (after reset)	Alternate function
			Input Level	floating	pu/pd	Ext. int./Wake-up	Capability	OD (3)	PP		
68	A10	I/O	P1.02 / TIM2_OC2	X	X		O2	X	X	Port 1.02	TIM2: Output compare 2 (remappable to P0.06) <sup>(8)</sup>
69	D7	S	VDD_IO								Supply Voltage for digital I/Os
70	D8	S	VDDA_ADC								Supply Voltage for A/D converter
71	C9	I/O	P2.11	X	X		O2	X	X	Port 2.11	
72	B10	I/O	P2.10	X	X		O2	X	X	Port 2.10	
73	C8	S	VSSA_ADC								Ground Voltage for A/D converter
74	C7	S	VSS_IO								Ground Voltage for digital I/Os
75	E8	I	VREG_DIS	T <sub>T</sub>							Voltage Regulator Disable input
76	A9	I/O	P0.07 / SMI_DOUT / SSP0_MOSI	X	X	EIT2	O4	X	X	Port 0.07	Serial Memory Interface: data output
77	A8	I/O	P0.06 / SMI_DIN / SSP0_MISO	X	X		O4	X	X	Port 0.06	Serial Memory Interface: data input
78	A7	I/O	P0.05 / SSP0_SCLK / SMI_CK	X	X	EIT1	O4	X	X	Port 0.05	SSP0: Serial clock
79	B7	I/O	P0.04 / SMI_CS0 / SSP0_NSS	X	X		O4	X	X	Port 0.04	Serial Memory Interface: chip select output 0
80	C5	I/O	P1.10 / PWM_EMERGE_NCY	X	X	EIT10	O2	X	X	Port 1.10	PWM: Emergency input
81	B6	I/O	P1.09 / PWM1	X	X	EIT9	O4	X	X	Port 1.09	PWM: PWM1 output
82	C6	I/O	P2.09 / PWM1N	X	X		O2	X	X	Port 2.09	PWM: PWM1 complementary output <sup>(4)</sup>
83	G7	I/O	P2.08 / PWM2	X	X		O2	X	X	Port 2.08	PWM: PWM2 output <sup>(4)</sup>
84	G6	I/O	P2.07 / PWM2N	X	X		O2	X	X	Port 2.07	PWM: PWM2 complementary output <sup>(4)</sup>
85	F7	I/O	P2.06 / PWM3	X	X		O2	X	X	Port 2.06	PWM: PWM3 output <sup>(4)</sup>
86	F6	I/O	P2.05 / PWM3N	X	X		O2	X	X	Port 2.05	PWM: PWM3 complementary output <sup>(4)</sup>
87	A6	I/O	P1.08 / PWM1N / ADC_IN11	X	X		O4	X	X	Port 1.08	PWM: PWM1 complementary output <sup>(8)</sup>
88	B5	I/O	P1.07 / PWM2	X	X	EIT8	O4	X	X	Port 1.07	PWM: PWM2 output <sup>(4)</sup>
89	A5	I/O	P1.06 / PWM2N / ADC_IN10	X	X		O4	X	X	Port 1.06	PWM: PWM2 complementary output <sup>(4)</sup>
90	B4	I/O	P1.05 / PWM3	X	X	EIT7	O4	X	X	Port 1.05	PWM: PWM3 output <sup>(4)</sup>

### 6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in [Figure 6](#).


**Figure 6.** Pin loading conditions



### 6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in [Figure 7](#).

**Figure 7.** Pin input voltage




### 6.1.6 Power supply schemes

When mentioned, some electrical parameters can refer to a dedicated power scheme among the four possibilities. The four different power schemes are described below.

#### Power supply scheme 1: Single external 3.3 V power source

**Figure 8. Power supply scheme 1**



### 6.3.2 Operating conditions at power-up / power-down

Subject to general operating conditions for  $T_A$ .

**Table 11. Operating conditions at power-up / power-down**

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Typ	Max <sup>(1)</sup>	Unit
$t_{VDD\_IO}$	$V_{DD\_IO}$ rise time rate	When 1.8 V power is supplied externally	20			$\mu s/V$
					20	ms/V
$t_{V18}$	$V_{18}$ rise time rate <sup>(1)</sup>	When 1.8 V power is supplied externally	20			$\mu s/V$
					20	ms/V

1. Data guaranteed by characterization, not tested in production.

### 6.3.3 Embedded voltage regulators

Subject to general operating conditions for  $V_{DD\_IO}$ , and  $T_A$

**Table 12. Embedded voltage regulators**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{MVREG}$	MVREG power supply <sup>(1)</sup>	load <150 mA	1.65	1.80	1.95	V
$V_{LPVREG}$	LPVREG power supply <sup>(2)</sup>	load <10 mA	1.30	1.40	1.50	V
$t_{VREG\_PWRUP}^{(1)}$	Voltage Regulators start-up time (to reach 90% of final $V_{18}$ value) at $V_{DD\_IO}$ power-up <sup>(3)</sup>	$V_{DD\_IO}$ rise slope = 20 $\mu s/V$		80		$\mu s$
		$V_{DD\_IO}$ rise slope = 20 ms/V		35		ms

- $V_{MVREG}$  is observed on the  $V_{18}$ ,  $V_{18REG}$  and  $V_{18BKP}$  pins except in the following case:  
- In STOP mode with MVREG OFF (LP\_PARAM13 bit). See note 2.  
- In STANDBY mode. See note 2.
- In STANDBY mode,  $V_{LPVREG}$  is observed on the  $V_{18BKP}$  pin  
In STOP mode,  $V_{LPVREG}$  is observed on the  $V_{18}$ ,  $V_{18REG}$  and  $V_{18BKP}$  pins.
- Once  $V_{DD\_IO}$  has reached 3.0 V, the RSM (Regulator Startup Monitor) generates an internal RESET during this start-up time.

**Table 16. Dual supply supply typical power consumption in Run, WFI, Slow and Slow-WFI modes**

To calculate the power consumption in Dual supply mode, refer to the values given in [Table 15.](#) and consider that this consumption is split as follows:

$$I_{DD(\text{single supply})} \sim I_{DD(\text{dual supply})} = I_{DD\_V18} + I_{DD(VDD\_IO)}$$

For 3.3V range:  $I_{DD(VDD\_IO)} \sim 1$  to 2 mA

For 5V range:  $I_{DD(VDD\_IO)} \sim 2$  to 3 mA

Therefore most of the consumption is sunk on the V<sub>18</sub> power supply

This formula does not apply in STOP and STANDBY modes, refer to [Table 17.](#)

Subject to general operating conditions for V<sub>DD<sub>\_IO</sub></sub>, and T<sub>A</sub>

**Table 17. Typical power consumption in STOP and STANDBY modes**

Symbol	Parameter	Conditions	3.3V Typ <sup>(1)</sup>	5V Typ <sup>(2)</sup>	Unit
I <sub>DD</sub> <sup>(3)</sup>	Supply current in STOP mode <sup>(4)</sup>	LP_PARAM bits: ALL OFF <sup>(5)</sup>	12	15	μA
		LP_PARAM bits : MVREG ON, OSC4M OFF, FLASH OFF <sup>(6)</sup>	130	135	
		LP_PARAM bits: MVREG ON, OSC4M ON , FLASH OFF <sup>(6)</sup>	1950	1930	
		LP_PARAM bits: MVREG ON, OSC4M OFF, FLASH ON <sup>(6)</sup>	630	635	
		LP_PARAM bits: MVREG ON, OSC4M ON, FLASH ON <sup>(6)</sup>	2435	2425	
	Supply current in STOP mode <sup>(7)</sup>	LPPARAM bits: ALL OFF, with V <sub>18</sub> =1.8 V	$I_{DD\_V18}$ $I_{DD\_V33}$	5 <1	μA
		LP_PARAM bits: OSC4M ON, FLASH OFF	$I_{DD\_V18}$ $I_{DD\_V33}$	410 1475	
		LP_PARAM bits: OSC4M OFF, FLASH ON	$I_{DD\_V18}$ $I_{DD\_V33}$	550 <1	
		LP_PARAM bits: OSC4M ON, FLASH ON	$I_{DD\_V18}$ $I_{DD\_V33}$	910 1475	
	Supply current in STANDBY mode <sup>(4)</sup>	RTC OFF		11	μA
		RTC ON clocked by OSC32K		14	
				18	

1. Typical data are based on T<sub>A</sub>=25°C, V<sub>DD<sub>\_IO</sub></sub>=3.3 V and V<sub>18</sub>=1.8 V unless otherwise indicated in the table.

2. Typical data are based on T<sub>A</sub>=25°C, V<sub>DD<sub>\_IO</sub></sub>=5.0 V and V<sub>18</sub>=1.8 V unless otherwise indicated in the table.

3. The conditions for these consumption measurements are described at the beginning of [Section 6.3.4 on page 36.](#)

4. Single supply scheme see [Figure 12.](#)

5. In this mode, the whole digital circuitry is powered internally by the LPVREG at approximately 1.4 V, which significantly reduces the leakage currents.

6. In this mode, the whole digital circuitry is powered internally by the MVREG at 1.8 V.

7. Dual supply scheme see [Figure 13.](#)

### 6.3.6 Memory characteristics

#### Flash memory

Subject to general operating conditions for  $V_{DD\_IO}$  and  $V_{18}$ ,  $T_A = -40$  to  $105^\circ C$  unless otherwise specified.

**Table 26. Flash memory characteristics**

Symbol	Parameter	Test Conditions	Value		Unit
			Typ	Max <sup>(1)</sup>	
$t_{PW}$	Word Program		35		$\mu s$
$t_{PDW}$	Double Word Program		60		$\mu s$
$t_{PB0}$	Bank 0 Program (256K)	Single Word programming of a checker-board pattern	2	4.9 <sup>(2)</sup>	s
$t_{PB1}$	Bank 1 Program (16K)	Single Word programming of a checker-board pattern	125	224 <sup>(2)</sup>	ms
$t_{ES}$	Sector Erase (64K)	Not preprogrammed (all 1) Preprogrammed (all 0)	1.54 1.176	2.94 <sup>(2)</sup> 2.38 <sup>(2)</sup>	s
$t_{ES}$	Sector Erase (8K)	Not preprogrammed (all 1) Preprogrammed (all 0)	392 343	560 <sup>(2)</sup> 532 <sup>(2)</sup>	ms
$t_{ES}$	Bank 0 Erase (256K)	Not preprogrammed (all 1) Preprogrammed (all 0)	8.0 6.6	13.7 11.2	s
$t_{ES}$	Bank 1 Erase (16K)	Not preprogrammed (all 1) Preprogrammed (all 0)	0.9 0.8	1.5 1.3	s
$t_{RPD}$	Recovery when disabled			20	$\mu s$
$t_{PSL}$	Program Suspend Latency			10	$\mu s$
$t_{ESL}$	Erase Suspend Latency			300	$\mu s$

1. Data based on characterisation not tested in production

2. 10K program/erase cycles.

**Table 27. Flash memory endurance and data retention**

Symbol	Parameter	Conditions	Value			Unit
			Min <sup>(1)</sup>	Typ	Max	
$N_{END\_B0}$	Endurance (Bank 0 sectors)		10			kcycles
$N_{END\_B1}$	Endurance (Bank 1 sectors)		100			kcycles
$Y_{RET}$	Data Retention	$T_A=85^\circ C$	20			Years
$t_{ESR}$	Erase Suspend Rate	Min time from Erase Resume to next Erase Suspend	20			ms

1. Data based on characterisation not tested in production.

### 6.3.7 EMC characteristics

Susceptibility tests are performed on a sample basis during product characterization.

#### Functional EMS (electro magnetic susceptibility)

Based on a simple running application on the product (toggling 2 LEDs through I/O ports), the product is stressed by two electro magnetic events until a failure occurs (indicated by the LEDs).

- **ESD:** Electro-Static Discharge (positive and negative) is applied on all pins of the device until a functional disturbance occurs. This test conforms with the IEC 1000-4-2 standard.
- **FTB:** A Burst of Fast Transient voltage (positive and negative) is applied to  $V_{DD}$  and  $V_{SS}$  through a 100pF capacitor, until a functional disturbance occurs. This test conforms with the IEC 1000-4-4 standard.

A device reset allows normal operations to be resumed. The test results are given in the table below based on the EMS levels and classes defined in application note AN1709.

#### Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

#### Software recommendations:

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)

#### Prequalification trials:

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the RESET pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behaviour is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

**Table 28. EMC characteristics**

Symbol	Parameter	Conditions	Level/ Class
$V_{FESD}$	Voltage limits to be applied on any I/O pin to induce a functional disturbance	$V_{DD\_IO}=3.3\text{ V or }5\text{ V}$ , $T_A=+25^\circ\text{ C}$ , $f_{CK\_SYS}=32\text{ MHz}$ conforms to IEC 1000-4-2	Class A
$V_{EFTB}$	Fast transient voltage burst limits to be applied through 100pF on $V_{DD}$ and $V_{SS}$ pins to induce a functional disturbance	$V_{DD\_IO}=3.3\text{ V or }5\text{ V}$ , $T_A=+25^\circ\text{ C}$ , $f_{CK\_SYS}=32\text{ MHz}$ conforms to IEC 1000-4-4	Class A

### 6.3.9 TB and TIM timer characteristics

Subject to general operating conditions for  $V_{DD\_IO}$ ,  $f_{CK\_SYS}$ , and  $T_A$  unless otherwise specified.

Refer to [Section 6.3.8: I/O port pin characteristics on page 54](#) for more details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output...).

**Table 36. TB and TIM timers**




Symbol	Parameter	Conditions		Min	Typ	Max	Unit
$t_w(ICAP)in$	Input capture pulse time	TIM0,1,2		2			$t_{CK\_TIM}$
$t_{res(TIM)}$	Timer resolution time <sup>(1)</sup>	TB	$f_{CK\_TIM(MAX)} = f_{CK\_SYS}$	1			$t_{CK\_TIM}$
			$f_{CK\_TIM} = f_{CK\_SYS} = 60 \text{ MHz}$	16.6 <sup>(1)</sup>			ns
		TIM0,1,2	$f_{CK\_TIM(MAX)} = f_{CK\_SYS}$	1			$t_{CK\_TIM}$
			$f_{CK\_TIM} = f_{CK\_SYS} = 60 \text{ MHz}$	16.6 <sup>(1)</sup>			ns
$f_{EXT}$	Timer external clock frequency on TI1 or TI2	TIM0,1,2	$f_{CK\_TIM(MAX)} = f_{CK\_SYS}$	0		$f_{CK\_TIM}/4$	MHz
			$f_{CK\_TIM} = f_{CK\_SYS} = 60 \text{ MHz}$	0		15	MHz
$Res_{TIM}$	Timer resolution					16	bit
$t_{COUNTER}$	16-bit Counter clock period when internal clock is selected (16-bit Prescaler)	TB		1		65536	$t_{CK\_TIM}$
			$f_{CK\_TIM} = f_{CK\_SYS} = 60 \text{ MHz}$	0.0166		1092	μs
		TIM0,1,2		1		65536	$t_{CK\_TIM}$
			$f_{CK\_TIM} = f_{CK\_SYS} = 60 \text{ MHz}$	0.0166		1092	μs
$t_{MAX\_COUNT}$	Maximum Possible Count	TB				$65536 \times 65536$	$t_{CK\_TIM}$
			$f_{CK\_TIM} = f_{CK\_SYS} = 60 \text{ MHz}$			71.58	s
		TIM0,1,2				$65536 \times 65536$	$t_{CK\_TIM}$
			$f_{CK\_TIM} = f_{CK\_SYS} = 60 \text{ MHz}$			71.58	s

- Take into account the frequency limitation due to the I/O speed capability when outputting the PWM to I/O pin, described in : [Output speed on page 57](#).

**Table 37. PWM Timer (PWM)**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$t_{\text{res(PWM)}}$	PWM resolution time	$f_{\text{CK\_TIM(MAX)}} = f_{\text{CK\_SYS}}$	1			$t_{\text{CK\_TIM}}$
		$f_{\text{CK\_TIM}} = f_{\text{CK\_SYS}} = 60 \text{ MHz}$	16.6 <sup>(1)</sup>			ns
$\text{Res}_{\text{PWM}}$	PWM resolution				16	bit
$V_{\text{OS}}^{(1)}$	PWM/DAC output step voltage	$V_{\text{DD\_IO}}=3.3 \text{ V}, \text{Res}=16\text{-bits}$		50 <sup>(1)</sup>		$\mu\text{V}$
		$V_{\text{DD\_IO}}=5.0 \text{ V}, \text{Res}=16\text{-bits}$		76 <sup>(1)</sup>		$\mu\text{V}$
$t_{\text{COUNTER}}$	Timer clock period when internal clock is selected		1		65536	$t_{\text{CK\_TIM}}$
		$f_{\text{CK\_TIM}}=60 \text{ MHz}$	0.0166		1087	$\mu\text{s}$
$t_{\text{MAX\_COUNT}}$	Maximum Possible Count				65536x 65536	$t_{\text{CK\_TIM}}$
		$f_{\text{CK\_TIM}} = f_{\text{CK\_SYS}} = 60 \text{ MHz}$			71.58	s


1. Take into account the frequency limitation due to the I/O speed capability when outputting the PWM to an I/O pin, as described in : [Output speed on page 57](#).



**Figure 28. SPI configuration - master mode, single transfer****Figure 29. SPI configuration - master mode, continuous transfer, CPHA=0****Figure 30. SPI configuration - master mode, continuous transfer, CPHA=1**

**SSP synchronous serial peripheral in slave mode (SPI or TI mode)**Subject to general operating conditions with  $C_L \approx 45 \text{ pF}$ **Table 39. SSP slave mode characteristics<sup>(1)</sup>**

Symbol	Parameter	Conditions	Min	Max	Unit
$f_{SCK}$	SPI clock frequency		SSP0		2.66 MHz ( $f_{PLCK}/12$ )
			SSP1		
$t_{su(NSS)}$	NSS input setup time w.r.t SCK first edge		SSP0	0	
			SSP1	0	
$t_h(NSS)$	NSS input hold time w.r.t SCK last edge		SSP0	$t_{PCLK}+15\text{ns}$	
			SSP1	$t_{PCLK}+15\text{ns}$	
$t_{NSSLQV}$	NSS low to Data Output MISO valid time		SSP0	$2t_{PCLK}+30\text{ ns}$	
			SSP1	$2t_{PCLK}+30\text{ ns}$	
$t_{NSSLQZ}$	NSS low to Data Output MISO invalid time		SSP0	$2t_{PCLK}+15\text{ ns}$	
			SSP1	$2t_{PCLK}+15\text{ ns}$	
$t_{SCKQV}$	SCK trigger edge to data output MISO valid time		SSP0		15
			SSP1		
$t_{SCKQX}$	SCK trigger edge to data output MISO invalid time		SSP0	$2t_{PCLK}$	
			SSP1	$2t_{PCLK}$	
$t_{su(MOSI)}$	MOSI setup time w.r.t SCK sampling edge		SSP0	0	
			SSP1	0	
$t_h(MOSI)$	MOSI hold time w.r.t SCK sampling edge		SSP0	$3t_{PCLK}+15\text{ ns}$	
			SSP1	$3t_{PCLK}+15\text{ ns}$	

1. Data based on characterisation results, not tested in production.

**Figure 33. SPI configuration, slave mode with CPHA=0, single transfer**

**Figure 37.** TI configuration - slave mode, single transfer**Figure 38.** TI configuration - slave mode, continuous transfer

### 6.3.12 10-bit ADC characteristics

Subject to general operating conditions for  $V_{DDA\_ADC}$ ,  $f_{PCLK}$ , and  $T_A$  unless otherwise specified.

**Table 45. 10-bit ADC characteristics**

Symbol	Parameter	Conditions	Min	Typ <sup>(1)</sup>	Max	Unit
$f_{ADC}$	ADC clock frequency		0.4		8	MHz
$V_{AIN}$	Conversion voltage range <sup>(2)</sup>	$V_{SSA\_ADC}$		$V_{DDA\_ADC}$	V	
$R_{AIN}$	External input impedance <sup>(3)(4)</sup>			10	kΩ	
$C_{AIN}$	External capacitor on analog input <sup>(3)(4)</sup>			6.8	pF	
$I_{Ikg}$	Induced input leakage current	+400 μA injected on any pin			1	μA
		-400 μA injected on any pin except specific adjacent pins in <i>Table 46</i>			1	μA
		-400 μA injected on specific adjacent pins in <i>Table 46</i>		40		μA
$C_{ADC}$	Internal sample and hold capacitor			3.5		pF
$t_{CAL}$	Calibration Time	$f_{CK\_ADC}=8$ MHz	725.25			μs
			5802			$1/f_{ADC}$
$t_{CONV}$	Total Conversion time (including sampling time)	$f_{CK\_ADC}=8$ MHz	3.75			μs
			30 (11 for sampling + 19 for Successive Approximation)			$1/f_{ADC}$
$I_{ADC}$		Sunk on $V_{DDA\_ADC}$		3.7		mA

1. Unless otherwise specified, typical data are based on  $T_A=25^\circ\text{C}$ . They are given only as design guidelines and are not tested.
2. Calibration is needed once after each power-up.
3.  $C_{PARASITIC}$  represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (3 pF). A high  $C_{PARASITIC}$  value will downgrade conversion accuracy. To remedy this,  $f_{ADC}$  should be reduced.
4. Depending on the input signal variation ( $f_{AIN}$ ),  $C_{AIN}$  can be increased for stabilization time and reduced to allow the use of a larger serial resistor ( $R_{AIN}$ ). It is valid for all  $f_{ADC}$  frequencies  $\leq 8$  MHz.


### ADC accuracy vs. negative injection current

Injecting negative current on specific pins listed in [Table 46](#) (generally adjacent to the analog input pin being converted) should be avoided as this significantly reduces the accuracy of the conversion being performed. It is recommended to add a Schottky diode (pin to ground) to pins which may potentially inject negative current.

**Table 46. List of adjacent pins**

Analog input	Related adjacent pins
a	None
AIN1/P0.03	None
AIN2/P0.12	P0.11
AIN3/P0.17	P0.18 and P0.16
AIN4/P0.19	P0.24
AIN5/P0.22	None
AIN6/P0.23	P2.04
AIN7/P0.27	P1.11 and P0.26
AIN8/P0.29	P0.30 and P0.28
AIN9/P1.04	None
AIN10/P1.06	P1.05
AIN11/P1.08	P1.04 and P1.13
AIN12/P1.11	P2.17 and P0.27
AIN13/P1.12	None
AIN14/P1.13	P1.14 and P1.01
AIN15/P1.14	None

**Figure 42. Typical application with ADC**



### Analog power supply and reference pins

The  $V_{DDA\_ADC}$  and  $V_{SSA\_ADC}$  pins are the analog power supply of the A/D converter cell.

Separation of the digital and analog power pins allow board designers to improve A/D performance. Conversion accuracy can be impacted by voltage drops and noise in the event of heavily loaded or badly decoupled power supply lines (see : [General PCB design guidelines on page 74](#)).

Figure 48. 100-ball low profile fine pitch ball grid array package


**Dimensions (mm)**

Dim.	mm			inches <sup>(1)</sup>		
	Min	Typ	Max	Min	Typ	Max
<b>A</b>			1.700			0.0669
<b>A1</b>	0.270			0.0106		
<b>A2</b>		1.085			0.0427	
<b>A3</b>		0.30			0.0118	
<b>A4</b>			0.80			0.0315
<b>b</b>	0.45	0.50	0.55	0.0177	0.0197	0.0217
<b>D</b>	9.85	10.00	10.15	0.3878	0.3937	0.3996
<b>D1</b>		7.20			0.2835	
<b>E</b>	9.85	10.00	10.15	0.3878	0.3937	0.3996
<b>E1</b>		7.20			0.2835	
<b>e</b>		0.80			0.0315	
<b>F</b>		1.40			0.055	
<b>ddd</b>			0.12			0.005
<b>eee</b>			0.15			0.006
<b>fff</b>			0.08			0.003
Number of Balls						
<b>N</b>						100

**Notes:**

- 1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 49. Recommended PCB design rules (0.80/0.75mm pitch BGA)



## 7.2 Thermal characteristics

The maximum chip junction temperature ( $T_{Jmax}$ ) must never exceed the values given in [Table 10: General operating conditions on page 34](#).

The maximum chip-junction temperature,  $T_{Jmax}$ , in degrees Celsius, may be calculated using the following equation:

$$T_{Jmax} = T_{Amax} + (P_{Dmax} \times \Theta_{JA})$$

Where:

- $T_{Amax}$  is the maximum Ambient Temperature in °C,
- $\Theta_{JA}$  is the Package Junction-to-Ambient Thermal Resistance, in °C/W,
- $P_{Dmax}$  is the sum of  $P_{INTmax}$  and  $P_{I/Omax}$  ( $P_{Dmax} = P_{INTmax} + P_{I/Omax}$ ),
- $P_{INTmax}$  is the product of  $I_{DD}$  and  $V_{DD}$ , expressed in Watts. This is the maximum chip internal power.
- $P_{I/Omax}$  represents the maximum Power Dissipation on Output Pins.

Where:

$P_{I/Omax} = \sum (V_{OL} \cdot I_{OL}) + \sum ((V_{DD} - V_{OH}) \cdot I_{OH})$ ,  
taking into account the actual  $V_{OL}$  /  $I_{OL}$  and  $V_{OH}$  /  $I_{OH}$  of the I/Os at low and high level in the application.

**Table 48. Thermal characteristics<sup>(1)</sup>**

Symbol	Parameter	Value	Unit
$\Theta_{JA}$	<b>Thermal Resistance Junction-Ambient</b> LQFP 100 - 14 x 14 mm / 0.5 mm pitch	46	°C/W
$\Theta_{JA}$	<b>Thermal Resistance Junction-Ambient</b> LQFP 64 - 10 x 10 mm / 0.5 mm pitch	45	°C/W
$\Theta_{JA}$	<b>Thermal Resistance Junction-Ambient</b> LFBGA 64 - 8 x 8 x 1.7mm	58	°C/W
$\Theta_{JA}$	<b>Thermal Resistance Junction-Ambient</b> LFBGA 100 - 10 x 10 x 1.7mm	41	°C/W

1. Thermal resistances are based on JEDEC JESD51-2 with 4-layer PCB in a natural convection environment.

### 7.2.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from [www.jedec.org](http://www.jedec.org)

## 7.2.2 Selecting the product temperature range

When ordering the microcontroller, the temperature range is specified in the order code  
[Table 49: Order codes on page 81](#).

The following example shows how to calculate the temperature range needed for a given application.

Assuming the following application conditions:

Maximum ambient temperature  $T_{A\max} = 82^\circ\text{C}$  (measured according to JESD51-2),  
 $I_{DD\max} = 8 \text{ mA}$ ,  $V_{DD} = 5 \text{ V}$ , maximum 20 I/Os used at the same time in output at low level  
with  $I_{OL} = 8 \text{ mA}$ ,  $V_{OL} = 0.4 \text{ V}$

$$P_{INT\max} = 8 \text{ mA} \times 5 \text{ V} = 400 \text{ mW}$$

$$P_{IO\max} = 20 \times 8 \text{ mA} \times 0.4 \text{ V} = 64 \text{ mW}$$

This gives:  $P_{INT\max} = 400 \text{ mW}$  and  $P_{IO\max} = 64 \text{ mW}$ :

$$P_{D\max} = 400 \text{ mW} + 64 \text{ mW}$$

Thus:  $P_{D\max} = 464 \text{ mW}$

Using the values obtained in [Table 48](#)  $T_{J\max}$  is calculated as follows:

- For LQFP100, 46°C/W

$$T_{J\max} = 82^\circ\text{C} + (46^\circ\text{C/W} \times 464 \text{ mW}) = 82^\circ\text{C} + 21^\circ\text{C} = 103^\circ\text{C}$$

This is within the range of the suffix 6 version parts ( $-40 < T_J < 105^\circ\text{C}$ ).

In this case, parts must be ordered at least with the temperature range suffix 6 (see [Table 49: Order codes on page 81](#)).

- For BGA64, 58°C/W

$$T_{J\max} = 82^\circ\text{C} + (58^\circ\text{C/W} \times 464 \text{ mW}) = 82^\circ\text{C} + 27^\circ\text{C} = 109^\circ\text{C}$$

This is within the range of the suffix 7 version parts ( $-40 < T_J < 125^\circ\text{C}$ ).

In this case, parts must be ordered at least with the temperature range suffix 7 (see [Table 49: Order codes on page 81](#)).

**Figure 50. LQFP100  $P_{D\max}$  vs  $T_A$**

