

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Product Status Obsolete Core Processor XCore Core Size 32-Bit Dual-Core Speed 400MIPS Connectivity Configurable Peripherals - Number of I/O 88 Program Memory Size 128KB (32K x 32) Program Memory Type SRAM EEPROM Size - RAM Size - Voltage - Supply (Vcc/Vdd) 0.95V ~ 3.6V Data Converters Operating Temperature Avo C ~ 85°C (TA) Mounting Type Surface Mount Package / Case 144-FBGA Supplier Device Package IAM Size IAM FIGA (11x11) Purchase URL NESSI AVO AND | | | Details |
|---|-----------------------|--|----------------------------|
| Core Size 32-Bit Dual-Core Speed 400MIPS Connectivity Configurable Peripherals - Number of I/O 88 Program Memory Size 128KB (32K x 32) Program Memory Type SRAM EEPROM Size - RAM Size - Voltage - Supply (Vcc/Vdd) 0.95V ~ 3.6V Data Converters - Oscillator Type External Operating Temperature -40°C ~ 85°C (TA) Mounting Type Surface Mount Package / Case 144-FBGA (11x11) | | tus Obsolete | |
| Speed 400MIPS Connectivity Configurable Peripherals - Number of I/O 88 Program Memory Size 128KB (32K x 32) Program Memory Type SRAM EEPROM Size - RAM Size - Voltage - Supply (Vcc/Vdd) 0.95V ~ 3.6V Data Converters - Oscillator Type External Operating Temperature -40°C ~ 85°C (TA) Mounting Type Surface Mount Package / Case 144-LFBGA Supplier Device Package 144-FBGA (11x11) | | ssor XCore | Core Processor |
| Connectivity Configurable Peripherals Number of I/O 88 Program Memory Size 128KB (32K x 32) Program Memory Type SRAM EEPROM Size - RAM Size - Voltage - Supply (Vcc/Vdd) Data Converters - Oscillator Type External Operating Temperature 40°C ~ 85°C (TA) Mounting Type Surface Mount Package / Case 144-LFBGA Supplier Device Package Ithere (Newwer explicated detail/procedual and hidden) | | 32-Bit Dual-Core | Core Size |
| Peripherals Number of I/O 88 Program Memory Size 128KB (32K x 32) Program Memory Type SRAM EEPROM Size - RAM Size - Voltage - Supply (Vcc/Vdd) 0.95V ~ 3.6V Data Converters - Oscillator Type External Operating Temperature 40°C ~ 85°C (TA) Mounting Type Surface Mount Package / Case 144-LFBGA Supplier Device Package 144-FBGA (11x11) | | 400MIPS | Speed |
| Number of I/O 88 Program Memory Size 128KB (32K x 32) Program Memory Type SRAM EEPROM Size - RAM Size - Voltage - Supply (Vcc/Vdd) 0.95V ~ 3.6V Data Converters - Oscillator Type External Operating Temperature -40°C ~ 85°C (TA) Mounting Type Surface Mount Package / Case 144-LFBGA Supplier Device Package 144-FBGA (11x11) | | y Configurable | Connectivity |
| Program Memory Size Program Memory Type SRAM EEPROM Size - RAM Size - Voltage - Supply (Vcc/Vdd) Data Converters - Oscillator Type External Operating Temperature A0°C ~ 85°C (TA) Mounting Type Surface Mount Package / Case 144-LFBGA Supplier Device Package 144-FBGA (11x11) | | - | Peripherals |
| Program Memory Type SRAM EEPROM Size - RAM Size - Voltage - Supply (Vcc/Vdd) 0.95V ~ 3.6V Data Converters - Oscillator Type External Operating Temperature -40°C ~ 85°C (TA) Mounting Type Surface Mount Package / Case 144-LFBGA Supplier Device Package 144-FBGA (11x11) | | I/O 88 | Number of I/O |
| EEPROM Size - RAM Size - Voltage - Supply (Vcc/Vdd) 0.95V ~ 3.6V Data Converters - Oscillator Type External Operating Temperature -40°C ~ 85°C (TA) Mounting Type Surface Mount Package / Case 144-LFBGA Supplier Device Package 144-FBGA (11x11) | | emory Size 128KB (32K x 32) | Program Memory Size |
| RAM Size Voltage - Supply (Vcc/Vdd) Data Converters Oscillator Type External Operating Temperature -40°C ~ 85°C (TA) Mounting Type Surface Mount Package / Case 144-LFBGA Supplier Device Package 144-FBGA (11x11) | | emory Type SRAM | Program Memory Type |
| Voltage - Supply (Vcc/Vdd) Data Converters - Oscillator Type External Operating Temperature -40°C ~ 85°C (TA) Mounting Type Surface Mount Package / Case 144-LFBGA Supplier Device Package 144-FBGA (11x11) | | re - | EEPROM Size |
| Data Converters Oscillator Type External Operating Temperature -40°C ~ 85°C (TA) Mounting Type Surface Mount Package / Case 144-LFBGA Supplier Device Package 144-FBGA (11x11) | | - | RAM Size |
| Oscillator Type External Operating Temperature -40°C ~ 85°C (TA) Mounting Type Surface Mount Package / Case 144-LFBGA Supplier Device Package 144-FBGA (11x11) | | upply (Vcc/Vdd) 0.95V ~ 3.6V | Voltage - Supply (Vcc/Vdd) |
| Operating Temperature -40°C ~ 85°C (TA) Mounting Type Surface Mount Package / Case 144-LFBGA Supplier Device Package 144-FBGA (11x11) | | rters - | Data Converters |
| Mounting Type Surface Mount Package / Case 144-LFBGA Supplier Device Package 144-FBGA (11x11) | | ype External | Oscillator Type |
| Package / Case 144-LFBGA Supplier Device Package 144-FBGA (11x11) https://www.e.vfl.com/product.dotail/ymas/ys1_g02h_fb144_i4 | | Temperature $-40^{\circ}\text{C} \sim 85^{\circ}\text{C} \text{ (TA)}$ | Operating Temperature |
| Supplier Device Package 144-FBGA (11x11) https://www.e.yfl.com/product.detail/ymas/ys1_g02h_fb144_i4 | | ype Surface Mount | Mounting Type |
| https://www.o.vfl.com/product.dotail/ymas/ycl.g02h.fh1.44.i/ | | ase 144-LFBGA | Package / Case |
| Purchase URL https://www.e-xfl.com/product-detail/xmos/xs1-g02b-fb144-i4 | | vice Package 144-FBGA (11x11) | Supplier Device Package |
| | nos/xs1-g02b-fb144-i4 | RL https://www.e-xfl.com/ | Purchase URL |

1 Features

▶ Dual-Core Device with Advanced Multi-Threaded RISC Architecture

- Up to 800 MIPS shared between up to 16 real-time threads
- Each thread has:
 - Guaranteed throughput of between 1/4 and 1/8 of core MIPS
 - 16x32bit dedicated registers
- 159 high-density 16/32-bit instructions
 - All have single clock-cycle execution (except for divide)
 - High-performance DSP (32x32→64-bit MAC) and cryptographic instructions

► Programmable I/O

- 88 general-purpose I/O pins, configurable as input, output or bi-directional ports
- Port sampling rates of up to 60 MHz with respect to an external clock
- 64 channel ends for communication with other threads, on or off-chip

► Non-Volatile Memory

- 128KB internal single-cycle SRAM (max 64KB per core) for code and data storage
- 32KB internal OTP (max 8KB per core) for application boot code

▶ JTAG Module for On-Chip Debug

▶ Security Features

- Programming lock disables debug and prevents read-back of memory contents
- AES bootloader ensures secrecy of IP held on external flash memory

► Ambient Temperature Range

- Commercial qualification: 0°C to 70°C
- Industrial qualification: -40 °C to 85 °C

Speed Grade

- 400 MHz part: 400 MIPS
- ▶ 144-pin FBGA package 0.8 mm pitch



2 Pin Configuration

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 |
|---|--------|--------|-------|-------------------|--------------|--------|----------------|------------------|---------------------|-------|--------|--------|
| А | IO VDD | X0D34 | X0D35 | X0D36 | X0D37 | X0D38 | X0D39 | X0D40 | X0D41 | X0D42 | X0D43 | VSS |
| В | X0D33 | VSS | X0D18 | X0D19 | X0D20 | IO VDD | VSS | X0D21 | X0D22 | X0D23 | IO VDD | X2D24 |
| С | X0D32 | X0D17 | VDD | X0D06 | X0D07 | X0D08 | X0D09 | X0D10 | X0D11 | VDD | X2D12 | X2D25 |
| D | X0D31 | X0D16 | X0D05 | SS_PLL_ BYPASS | SS_ RESET | VDD | SS_OTP_ VPP | SS_XC0_ BS[0] | SS_XC_ CFG[0] | X2D00 | X2D13 | X2D26 |
| E | X0D30 | X0D15 | X0D04 | SS_CLK | VSS | VSS | VSS | VSS | DEBUG_ N | X2D01 | X2D14 | X2D27 |
| F | X0D29 | IO VDD | X0D03 | SS_PLL_ AGND | VSS | VSS | VSS | VSS | VDD | X2D02 | VSS | X2D28 |
| G | X0D28 | VSS | X0D02 | VDD | VSS | VSS | VSS | VSS | SS_ TEST_ ENA | X2D03 | IO VDD | X2D29 |
| Н | X0D27 | X0D14 | X0D01 | SS_PLL_ AVDD | VSS | VSS | VSS | VSS | SS_TCK | X2D04 | X2D15 | X2D30 |
| J | X0D26 | X0D13 | X0D00 | SS_PLL_ LOCK | SS_TMS | SS_TDO | VDD | SS_TDI | SS_TRST | X2D05 | X2D16 | X2D31 |
| К | X0D25 | X0D12 | VDD | X2D11 | X2D10 | X2D09 | X2D08 | X2D07 | X2D06 | VDD | X2D17 | X2D32 |
| L | X0D24 | IO VDD | X2D23 | X2D22 | X2D21 | VSS | IO VDD | X2D20 | X2D19 | X2D18 | VSS | X2D33 |
| М | VSS | X2D43 | X2D42 | X2D41 | X2D40 | X2D39 | X2D38 | X2D37 | X2D36 | X2D35 | X2D34 | IO VDD |

3 Signal Description

| Module | Signal | Function | Type | Active | Properties |
|--------------|----------------|--|-------------|--------------|----------------|
| | PU | =Pull Up, PD=Pull Down, ST=Schmitt Trigger | , OT=Outp | ut Tristate, | S=Switchable |
| | | R_S =Required for SPI boot (§5.8), R_U =Requ | uired for U | SB-enabled | devices (§10) |
| | VSS | Digital ground | GND | _ | |
| | VDD | Digital core power | PWR | _ | |
| | IO VDD | Digital I/O power | PWR | _ | |
| Power | SS_PLL_AGND | Analog ground for PLL | GND | _ | |
| | SS_PLL_AVDD | Analog PLL power | PWR | _ | |
| | SS_OTP_VPP | OTP programming voltage | PWR | _ | |
| | SS_RESET | Global reset input | Input | _ | PU, ST |
| | SS_CLK | PLL reference clock | Input | _ | PD, ST |
| PLL | SS_PLL_BYPASS | PLL bypass | Input | _ | PD |
| | SS_XC0_BS[0:0] | Boot status (core 0) | I/O | _ | PU |
| | SS_TDI | Test data input | Input | _ | PU, ST |
| | SS_TDO | Test data output | Output | _ | PD |
| ITAC | SS_TMS | Test mode select | Input | _ | PU, ST |
| JTAG | SS_TRST | Test reset input | Input | _ | PU, ST |
| | SS_TCK | Test clock | Input | _ | PU |
| | DEBUG_N | Multi-chip debug | I/O | Low | PU |
| | X0D00 | P1A ⁰ | I/O | _ | R _S |
| | X0D01 | XOLA ⁴ⁱ P1B ⁰ | I/O | _ | R _S |
| | X0D02 | X0LA _{5b} P4A ⁰ P8A ⁰ P16A ⁰ P32A ²⁰ | I/O | _ | R _U |
| | X0D03 | X0LA _{5b} P4A ¹ P8A ¹ P16A ¹ P32A ²¹ | I/O | _ | Ru |
| | X0D04 | X0LA ¹ⁱ _{2b/5b} P4B ⁰ P8A ² P16A ² P32A ²² | I/O | _ | Ru |
| | X0D05 | X0LA ⁰ⁱ _{2b/5b} P4B ¹ P8A ³ P16A ³ P32A ²³ | I/O | _ | R _U |
| | X0D06 | X0LA _{2b/5b} P4B ² P8A ⁴ P16A ⁴ P32A ²⁴ | I/O | _ | R _U |
| | X0D07 | X0LA ¹⁰ _{2b/5b} P4B ³ P8A ⁵ P16A ⁵ P32A ²⁵ | I/O | _ | R _U |
| | X0D08 | X0LA _{5b} ²⁰ P4A ² P8A ⁶ P16A ⁶ P32A ²⁶ | I/O | _ | R _U |
| | X0D09 | X0LA ³⁰ _{5b} P4A ³ P8A ⁷ P16A ⁷ P32A ²⁷ | I/O | _ | R _U |
| XCore 0 I/O | X0D10 | X0LA ⁴⁰ P1C ⁰ | I/O | _ | Rs |
| Active 0 1/0 | X0D11 | P1D ⁰ | I/O | _ | R _S |
| | X0D12 | P1E ⁰ | I/O | _ | R _U |
| | X0D13 | XOLB ⁴ⁱ _{5b} P1F ⁰ | I/O | _ | R _U |
| | X0D14 | X0LB ³ⁱ _{5b} P4C ⁰ P8B ⁰ P16A ⁸ P32A ²⁸ | I/O | _ | R _U |
| | X0D15 | X0LB ²ⁱ _{5b} P4C ¹ P8B ¹ P16A ⁹ P32A ²⁹ | I/O | _ | R _U |
| | X0D16 | X0LB ¹ⁱ _{2b/5b} P4D ⁰ P8B ² P16A ¹⁰ | I/O | _ | R _U |
| | X0D17 | X0LB ⁰ⁱ _{2b/5b} P4D ¹ P8B ³ P16A ¹¹ | I/O | _ | R _U |
| | X0D18 | X0LB ⁰⁰ _{2b/5b} P4D ² P8B ⁴ P16A ¹² | I/O | _ | R _U |
| | X0D19 | X0LB ¹⁰ _{2b/5b} P4D ³ P8B ⁵ P16A ¹³ | I/O | _ | R _U |
| | X0D20 | X0LB ²⁰ _{5b} P4C ² P8B ⁶ P16A ¹⁴ P32A ³⁰ | I/O | _ | R _U |
| | X0D21 | X0LB _{5b} ³⁰ P4C ³ P8B ⁷ P16A ¹⁵ P32A ³¹ | I/O | _ | Ru |

(continued)



| Module | Name | Function | Type | Active | Properties |
|-------------|-------|--|------|----------|----------------|
| | X0D22 | XOLB ^{4o} _{5b} PIG ⁰ | I/O | _ | R _U |
| | X0D23 | P1H ⁰ | I/O | _ | R _U |
| | X0D24 | P11 ⁰ | I/O | _ | |
| | X0D25 | P1J ⁰ | I/O | _ | |
| | X0D26 | P4E ⁰ P8C ⁰ P16B ⁰ | I/O | _ | R _U |
| | X0D27 | P4E ¹ P8C ¹ P16B ¹ | I/O | _ | R _U |
| | X0D28 | P4F ⁰ P8C ² P16B ² | I/O | _ | R _U |
| | X0D29 | P4F ¹ P8C ³ P16B ³ | I/O | T — | R _U |
| | X0D30 | P4F ² P8C ⁴ P16B ⁴ | I/O | T — | R _U |
| | X0D31 | P4F ³ P8C ⁵ P16B ⁵ | I/O | _ | Ru |
| XCore 0 I/O | X0D32 | P4E ² P8C ⁶ P16B ⁶ | I/O | _ | R _U |
| Acore 0 1/0 | X0D33 | P4E ³ P8C ⁷ P16B ⁷ | I/O | _ | R _U |
| | X0D34 | P1K ⁰ | I/O | _ | |
| | X0D35 | P1L ⁰ | I/O | T — | |
| | X0D36 | P1M ⁰ P8D ⁰ P16B ⁸ | I/O | _ | |
| | X0D37 | P1N ⁰ P8D ¹ P16B ⁹ | I/O | _ | R _U |
| | X0D38 | P1O ⁰ P8D ² P16B ¹⁰ | I/O | _ | R _U |
| | X0D39 | P1P ⁰ P8D ³ P16B ¹¹ | I/O | _ | R _U |
| | X0D40 | P8D ⁴ P16B ¹² | I/O | _ | R _U |
| | X0D41 | P8D ⁵ P16B ¹³ | I/O | _ | R _U |
| | X0D42 | P8D ⁶ P16B ¹⁴ | I/O | _ | R _U |
| | X0D43 | P8D ⁷ P16B ¹⁵ | I/O | _ | R _U |
| | X2D00 | P1A ⁰ | I/O | _ | |
| | X2D01 | X2LA ⁴ⁱ _{5b} P1B ⁰ | I/O | _ | |
| | X2D02 | X2LA ³ⁱ _{5b} P4A ⁰ P8A ⁰ P16A ⁰ P32A ²⁰ | I/O | _ | R _U |
| | X2D03 | X2LA ²ⁱ _{5b} P4A ¹ P8A ¹ P16A ¹ P32A ²¹ | I/O | _ | R _U |
| | X2D04 | X2LA ¹ⁱ _{2b/5b} P4B ⁰ P8A ² P16A ² P32A ²² | I/O | _ | R _U |
| | X2D05 | X2LA ⁰ⁱ _{2b/5b} P4B ¹ P8A ³ P16A ³ P32A ²³ | I/O | _ | R _U |
| | X2D06 | X2LA ⁰⁰ _{2b/5b} P4B ² P8A ⁴ P16A ⁴ P32A ²⁴ | I/O | _ | R _U |
| | X2D07 | X2LA ¹⁰ _{2b/5b} P4B ³ P8A ⁵ P16A ⁵ P32A ²⁵ | I/O | _ | R _U |
| | X2D08 | X2LA _{5b} ²⁰ P4A ² P8A ⁶ P16A ⁶ P32A ²⁶ | I/O | _ | R _U |
| | X2D09 | X2LA _{5b} P4A ³ P8A ⁷ P16A ⁷ P32A ²⁷ | I/O | _ | R _U |
| XCore 2 I/O | X2D10 | X2LA _{5b} P1C ⁰ | I/O | _ | |
| | X2D11 | PID ⁰ | I/O | _ | |
| | X2D12 | P1E ⁰ | I/O | _ | R _U |
| | X2D13 | X2LB ⁴ⁱ _{5b} P1F ⁰ | I/O | _ | R _U |
| | X2D14 | X2LB ³ⁱ _{5b} P4C ⁰ P8B ⁰ P16A ⁸ P32A ²⁸ | I/O | _ | R _U |
| | X2D15 | X2LB ²ⁱ _{5b} P4C ¹ P8B ¹ P16A ⁹ P32A ²⁹ | I/O | _ | R _U |
| | X2D16 | X2LB ¹ⁱ _{2b/5b} P4D ⁰ P8B ² P16A ¹⁰ | 1/0 | _ | R _U |
| | X2D17 | X2LB ^{Oi} _{2b/5b} P4D ¹ P8B ³ P16A ¹¹ | 1/0 | _ | R _U |
| | X2D18 | X2LB ⁰⁰ _{2b/5b} P4D ² P8B ⁴ P16A ¹² | I/O | <u> </u> | R _U |
| | X2D19 | X2LB ¹⁰ _{2b/5b} P4D ³ P8B ⁵ P16A ¹³ | I/O | _ | R _U |
| | X2D20 | X2LB _{5b} ²⁰ P4C ² P8B ⁶ P16A ¹⁴ P32A ³⁰ | 1/0 | _ | R _U |


(continued)



| Module | Name | Function | Type | Active | Properties |
|-------------|----------------|--|--------|--------|----------------|
| | X2D21 | X2LB _{5b} ³⁰ P4C ³ P8B ⁷ P16A ¹⁵ P32A ³¹ | I/O | _ | R _U |
| | X2D22 | X2LB ⁴⁰ _{5b} P1G ⁰ | I/O | _ | R _U |
| | X2D23 | P1H ⁰ | I/O | _ | R _U |
| | X2D24 | P11 ⁰ | I/O | _ | |
| | X2D25 | P1J ⁰ | I/O | _ | |
| | X2D26 | P4E ⁰ P8C ⁰ P16B ⁰ | I/O | _ | R _U |
| | X2D27 | P4E ¹ P8C ¹ P16B ¹ | I/O | _ | R _U |
| | X2D28 | P4F ⁰ P8C ² P16B ² | I/O | _ | R _U |
| | X2D29 | P4F ¹ P8C ³ P16B ³ | I/O | _ | R _U |
| | X2D30 | P4F ² P8C ⁴ P16B ⁴ | I/O | _ | R _U |
| | X2D31 | P4F ³ P8C ⁵ P16B ⁵ | I/O | _ | R _U |
| XCore 2 I/O | X2D32 | P4E ² P8C ⁶ P16B ⁶ | I/O | _ | R _U |
| | X2D33 | P4E ³ P8C ⁷ P16B ⁷ | I/O | _ | R _U |
| | X2D34 | P1K ⁰ | I/O | _ | |
| | X2D35 | P1L ⁰ | I/O | _ | |
| | X2D36 | P1M ⁰ P8D ⁰ P16B ⁸ | I/O | _ | |
| | X2D37 | P1N ⁰ P8D ¹ P16B ⁹ | I/O | _ | R _U |
| | X2D38 | P1O ⁰ P8D ² P16B ¹⁰ | I/O | _ | R _U |
| | X2D39 | P1P ⁰ P8D ³ P16B ¹¹ | I/O | _ | R _U |
| | X2D40 | P8D ⁴ P16B ¹² | I/O | _ | R _U |
| | X2D41 | P8D ⁵ P16B ¹³ | I/O | _ | R _U |
| | X2D42 | P8D ⁶ P16B ¹⁴ | I/O | _ | Ru |
| | X2D43 | P8D ⁷ P16B ¹⁵ | I/O | _ | R _U |
| | SS_PLL_LOCK | Reserved (do not connect) | Output | _ | PD |
| Reserved | SS_TEST_ENA | Reserved (tie to VSS) | Input | _ | PD |
| | SS_XC_CFG[0:0] | Reserved (tie to IO VDD) | Input | _ | PD |



4 Block Diagram



5 Product Overview

The XMOS XS1-G02B-FB144 is a powerful device that provides a simple design process and highly-flexible solution to many applications. The device consists of two XCores, each comprising an event-driven processor with tightly integrated I/O and on-chip memory. The processors run mutiple tasks simultaneously using hardware threads, each of which is guaranteed a slice of processing power and can execute computational code, control software and I/O interfaces. Threads use channels to exchange data within a core or across cores. The cores are connected via an integrated switch network, which uses a proprietary physical layer protocol, and which can also be used to add additional resources to a design. The I/O pins are driven using intelligent ports that can serialize data, interpret strobe signals and wait for scheduled times or events, making the device ideal for real-time control applications.

The device can be configured using a set of software components that are rapidly customized and composed. XMOS provides source code libraries for many standard components. The device can be programmed using high-level languages such as C/C++ and the XMOS-originated XC language. XC provides extensions to C that simplify the control over concurrency, I/O and time.

The XMOS toolchain includes compilers, a simulator, debugger and static timing analyzer. The combination of real-time software, a compiler and timing analyzer enables the programmer to close timings on components of the design without a detailed understanding of the hardware characteristics.

5.1 Threads, Synchronizers and Locks

Each XCore has up to eight active threads, which issue instructions down a shared four-stage pipeline. Instructions from the active threads are issued round-robin. If up to four threads are active, each thread is allocated a quarter of the processing cycles. If more than four threads are active, each thread is allocated at least 1/n cycles (for n threads). Figure 1 shows the guaranteed thread performance depending on the number of threads used.

Figure 1: Thread performance

| Speed Grade | Mi | nimum | MIPS p | er thre | ad (fo | or <i>n</i> th | reads | s) |
|-------------|-----|-------|--------|---------|--------|----------------|-------|----|
| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
| 400 MHz | 100 | 100 | 100 | 100 | 80 | 67 | 57 | 50 |

There is no way that the performance of a thread can be reduced below these predicted levels. Because threads may be delayed on I/O, however, their unused processor cycles can be taken by other threads. This means that for more than four threads, the performance of each thread is often higher than the predicted minimum.



5.2 Channel Ends, Links and Switch

Threads communicate using point-to-point connections formed between two channel ends. Between cores, channel communications are implemented over XMOS Links and routed through switches. The links operate in either 2bit/direction or 5bit/direction mode, depending on the amount of bandwidth required. Circuit switched, streaming and packet switched data can both be supported efficiently. Streams provide the fastest possible data rates between XCores (up to 250 MBit/s), but each stream requires a single link to be reserved between switches on two cores. All packet communications can be multiplexed onto a single link. A total of eight 5bit links are available between both cores.

Information on the supported routing topologies that can be used to connect multiple devices together can be found in the XS1-G Link Performance and Design Guides, document number X2215.

5.3 Ports and Clock Blocks

Ports provide an interface between the threads and I/O pins. The operation of each port is synchronized to a clock block. A clock block can be connected to an external clock input, or it can be run from the divided reference clock. A clock block can also output its signal to a pin. On reset, each port is connected to clock block 0, which runs from the reference clock.

The ports and links are multiplexed, allowing the pins to be configured for use by ports of different widths or links. If an XMOS Link is enabled, the pins of the underlying ports are disabled. If a port is enabled, it overrules ports with higher widths that share the same pins. The pins on the wider port that are not shared remain available for use when the narrower port is enabled. Ports always operate at their specified width, even if they share pins with another port.

5.4 Timers

Timers are 32-bit counters that are relative to the reference clock. A timer is defined to tick every 10 ns. This value is derived from the reference clock, which is configured to tick at 100 MHz by default.

5.5 SRAM

Each XCore integrates a single 64 KB SRAM bank for both instructions and data. All internal memory is 32 bits wide, and instructions are either 16-bit or 32-bit. Byte (8-bit), half-word (16-bit) or word (32-bit) accesses are supported and are executed within one core clock cycle. There is no dedicated external memory interface, although data memory can be expanded through appropriate use of the ports.



5.6 OTP

Each XCore integrates 8 KB one-time programmable (OTP) memory along with a security register that configures system wide security features. The OTP holds data in 2k rows x 32-bit configuration which can be used to implement secure bootloaders and store encryption keys. Data for the security register is loaded from the OTP on power up.

5.6.1 Security Register

The security register enables the following security features:

- Secure Boot: The XCore is forced to boot from address 0 of the OTP, allowing the XCore boot ROM to be bypassed (see §5.8). This feature can be used to implement a secure bootloader which loads an encrypted image from external flash, decrypts and CRC checks it with the processor, and discontinues the boot process if the decryption or CRC check fails. XMOS provides a default secure bootloader that can be written to the OTP along with secret decryption keys.
- **Disable JTAG**: The JTAG interface is disabled, making it impossible for the processor state or memory content to be accessed via the JTAG interface.
- **Disable Link access**: Other processors are forbidden access to the processor state via the system switch.
 - Disabling both JTAG and Link access transforms a core into a "secure island" with other cores free for non-secure user application code.
- Disable Global Debug access: Disables access to the SS_DEBUG pin.
- OTP Master and Sector Lock: Further access to the OTP is prevented by setting the master lock. Locks can also be applied to each of the four OTP sectors individually.

These security features provide a strong level of protection and are sufficient for providing strong IP security.

5.7 PLL

The PLL is used to generate all on-chip clocks. SS_CLK is the reference clock input. It should be supplied with a clock with monotonic rising edges and should be stable before SS_RESET is taken high.

Many standard clock frequencies can be used with appropriate settings configured into the PLL. At boot time, before the PLL can be reconfigured, the PLL multiplier is set using the pins specified in the table in Figure 2. The PLL increases the clock frequency to the core frequency used to run the processor data path and the switch.



Figure 2: PLL boot modes

| SS_PLL_BYPASS | PLL Multiplier | SS_CLK Input (MHz) | Boot Frequency (MHz) |
|---------------|----------------|--------------------|----------------------|
| 0 | 20 | 12.5-20 | 250-400 |
| 1 | 0.5 | <100 | <50 |

Further details on configuring the clock can be found in the XS1-G Clock Frequency Control document, document number X140.

5.8 Boot ROM

The boot procedure is illustarted in Figure 3. If bit 5 of the security register is set (*see* §5.6.1), the device boots from OTP. Otherwise, SS_XCO_BS[0] controls the boot source.




Figure 3: Boot procedure

SS_XCO_BS[0] operates as an input prior to the de-assertion of SS_RESET. The device latches the value driven onto these pins on the rising edge (de-assertion) of SS_RESET. The value driven should be static and configured using a pullup or pulldown resistor, as the device drives the boot status on this pin after reset. The value configured on this pin defines the boot mode, as described in Figure 4.

After reset is complete, SS_XCO_BS[0] becomes an output and indicates the boot mode, as described in Figure 5.

5.9 JTAG

The JTAG module can be used for loading programs, boundary scan testing, incircuit source-level debugging and programming the OTP memory.

The JTAG chain structure is illustrated in Figure 6. Directly after reset, two TAP controllers are present in the JTAG chain for each XCore: the boundary scan TAP

| SS_XC0_BS[0] | Boot Mo | de | | | | | | | | | |
|--------------|------------------|--------------------------------|--------------------------|--|--|--|--|--|--|--|--|
| 0 | Boot fro | m SPI | | | | | | | | | |
| | Pin ^A | Signal | Description | | | | | | | | |
| | X0D00 | MISO | Master In Slave Out | | | | | | | | |
| | X0D01 | SS | Slave Select | | | | | | | | |
| | X0D10 | SCLK | Clock | | | | | | | | |
| | X0D11 | X0D11 MOSI Master Out Slave In | | | | | | | | | |
| 1 | None: D | evice wait | s to be booted from ITAC | | | | | | | | |

Figure 4: Boot source pins

A The pins used for SPI boot are hardcoded in the boot ROM and cannot be changed. An SPI boot program can be burned into OTP and used at any time.

Figure 5: Boot mode indication pins

| SS_XC0_BS[0] | Boot Confirmation |
|--------------|-------------------------|
| 0 | Booted from SPI |
| 1 | Booted from OTP or JTAG |

and the chip TAP. The boundary scan TAP is a standard 1149.1 compliant TAP that can be used for boundary scan of the I/O pins. The chip TAP provides access into the XCore, switch and OTP for loading code and debugging.




Figure 6: JTAG chain structure

The SS_TRST pin must be asserted low during and after power up for 100 ns. If JTAG is not required, the SS_TRST pin can be tied to ground with a 1k resistor to hold the JTAG module in reset.

The SS_DEBUG pin is used to synchronize the debugging of multiple XCores. This pin can operate in both output and input mode. In output mode and when configured to do so, SS_DEBUG is driven low by the device when the XCore processor hits a debug break point. Prior to this point the pin will be tri-stated. In input mode and when configured to do so, driving this pin low will put the XCore into debug mode. Software can set the behavior of the XCore based on this pin. This pin should have an external pull up of $4K7-47K\,\Omega$ or left not connected in single core applications.

The JTAG device identification register can be read by using the IDCODE instruction. Its contents are specified in Figure 7.

Figure 7: ICODE return value

| Bi | t31 | 1 | | | | | | | | | | | D | evice | Ide | ntifi | catio | n Re | egist | er | | | | | | | | | | | В | it0 |
|----|-----|-----|-----|---|---|---|---|---|---|---|----|------|-----|-------|-----|-------|-------|------|-------|----|---|---|---|-----|------|------|-------|-------|---|---|---|-----|
| | ٧ | ers | ion | | | | | | | | Pa | rt N | umb | er | | | | | | | | | | Man | ufac | ture | r Ide | ntity | , | | | 1 |
| 0 | , | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| | | 0 | 1 | | | (|) | | | 1 | 1 | | | (|) | | | 4 | 1 | | | E | 5 | | | 3 | 3 | | | 3 | 3 | |

The JTAG usercode register can be read by using the USERCODE instruction. Its contents are specified in Figure 8. The OTP User ID field is read from bits [22:31] of the security register on XCore 0 (all zero on unprogrammed devices).

Figure 8: USERCODE return value

| Bit | :31 | | | | | | | | | | | | ι | Jser | code | Reg | giste | r | | | | | | | | | | | | В | it0 |
|-----|---------------|---|---|------|-----|----|---|---|---|---|-----|------|---|------|------|-----|-------|---|---|---|-------|------|------|------|---|---|---|---|---|---|-----|
| | | | 0 | TP U | ser | ID | | | | | Unı | ised | | | | | | | | | Silio | on l | Revi | sion | | | | | | | |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | 0 0 0 2 8 0 0 | | | | | | | | | | | | | (|) | | | | | | | | | | | | | | | | |

5.10 Power Supplies

The device has the following types of power supply pins:

- VDD pins for the chip core
- IO VDD pins for the I/O lines
- SS_PLL_AVDD pins for the PLL
- SS_OTP_VPP pins for faster programming the OTP (optional)

Several pins of each type are provided to minimize the effect of inductance within the package, all of which must be connected. The power supplies must be brought up monotonically and input voltages must not exceed specification at any time.

The VDD supply must ramp from 0 V to its final value within 10 ms to ensure correct startup.

The IO VDD supply must ramp to its final value before VDD reaches 0.4 V.

The SS_PLL_AVDD supply should be separated from the other noisier supplies on the board. The PLL requires a very clean power supply, and a low pass filter (for

example, a $4.7\,\Omega$ resistor and 1 μF multi-layer ceramic capacitor) is recommended on this pin.

The SS_OTP_VPP supply can be optionally provided for faster OTP programming times, otherwise an internal charge pump is used.

The following ground pins are provided:

- PLL AGND for PLL AVDD
- GND for all other supplies

All ground pins must be connected directly to the board ground.

The VDD and IO VDD supplies should be decoupled close to the chip by several 100 nF low inductance multi-layer ceramic capacitors between the supplies and GND (for example, 4x100nF 0402 low inductance MLCCs per supply rail). The ground side of the decoupling capacitors should have as short a path back to the GND pins as possible. A bulk decoupling capacitor of at least 10 uF should be placed on each of these supplies.

SS_RESET is an active-low asynchronous-assertion global reset signal. Following a reset, the PLL re-establishes lock after which the device boots up according to the boot mode (see §5.8). SS_RESET and must be asserted low during and after power up for 100 ns.



6 DC and Switching Characteristics

6.1 Operating Conditions

| Symbol | Parameter | MIN | TYP | MAX | UNITS | Notes |
|----------|--|------|------|------|-------|-------|
| VDD | Core DC supply voltage | 0.95 | 1.00 | 1.05 | V | |
| VDDIO | I/O DC supply voltage | 3.00 | 3.30 | 3.60 | V | |
| PLL_AVDD | PLL analog supply | 0.95 | 1.00 | 1.05 | V | |
| OTP_VPP | OTP external programming voltage (optional program only) | 6.18 | 6.50 | 6.83 | V | |
| Cl | XCore I/O load capacitance | | | 25 | pF | |
| Та | Ambient operating temperature (Commercial) | 0 | | 70 | °C | |
| | Ambient operating temperature (Industrial) | -40 | | 85 | °C | |
| Tj | Junction temperature | | | 125 | °C | |
| Tstq | Storage temperature | -65 | | 150 | °C | |

Figure 9: Operating conditions

6.2 DC Characteristics

Symbol MIN TYP MAX UNITS **Parameter** Notes V(IH) Input high voltage 2.00 5.50 ٧ A, B V(IL) Input low voltage -0.30 0.80 ٧ A, B V(OH) Output high voltage 2.40 ٧ A, B V(OL) Output low voltage 0.40 ٧ A, B R(PU) Pull-up resistance 100K Ω A, C

Figure 10: DC characteristics

- A All pins except power supply pins.
- B Internal pull-up resistors are fitter to general-purpose I/O pins.
- C Use for unused I/O only. The internal pull-up resistor is not recommended as a substitute for an external pull-up resistor.

6.3 ESD Stress Voltage

Figure 11: ESD stress voltage

| Symbol | Parameter | MIN | TYP | MAX | UNITS | Notes |
|--------|------------------|-------|-----|------|-------|-------|
| HBM | Human body model | -2.00 | | 2.00 | KV | |
| MM | Machine model | -200 | | 200 | ٧ | |



6.4 Reset Timing

Figure 12: Reset timing

| Symbol | Parameters | MIN | TYP | MAX | UNITS | Notes |
|------------|---------------------|-----|-----|------|-------|-------|
| T(RST) | Reset pulse width | 100 | | | ns | |
| T(PLLLOCK) | PLL lock | | | 1 | ms | |
| T(INIT) | Initialization time | | | <100 | μs | Α |

A Shows the time taken to start booting after SS_RESET has gone high.

6.5 Quiescent Current

Figure 13: Quiescent current

| Symbol | Parameter | MIN | TYP | MAX | UNITS | Notes |
|---------|-----------------------|-----|-----|-----|-------|-------|
| I(DDCQ) | Quiescent VDD current | | 120 | | mA | |
| I(PLLQ) | Quiescent PLL current | | 4 | | mA | |

6.6 Power Consumption

Figure 14: Core currents

| Symbol | Parameter | MIN | TYP | MAX | UNITS | Notes |
|--------|-------------------------------------|-----|------|-----|-------|------------|
| PD | Core power dissipation (Commercial) | | 0.86 | | Watts | A, B, C, D |
| | Core power dissipation (Industrial) | | 0.80 | | Watts | A, B, C, D |

- A Use for budgetary purposes only.
- B Assumes typical core and I/O voltages operating at 400 MHz with nominal activity on all cores.
- C PD(TYP) value is the usage power consumption under typical operating conditions.
- D PD(TYP) value includes quiescent current.



The core power consumption of the device is highly application dependent and should be used for budgetary purposes only. More detailed power analysis can be found in the XS1-G Power Consumption document, document number X1423.

6.7 Clock

Figure 15: Clock

| Symbol | Parameter | MIN | TYP | MAX | UNITS | Notes |
|--------|------------------------|------|-----|-----|-------|-------|
| f | Frequency | 12.5 | 20 | 20 | MHz | |
| SR | Slew rate | 1 | | 2 | ns | |
| f(MAX) | System clock frequency | | | 400 | MHz | |

Further details can be found in the XS1-G Clock Frequency Control document, document number X140.



6.8 XCore I/O AC Characteristics

Figure 16: I/O AC characteristics

| Symbol | Parameter | MIN | TYP | MAX | UNITS | Notes |
|--------------|---|-----|-----|-----|-------|-------|
| T(XOVALID) | Input data valid window | 8 | | | ns | |
| T(XOINVALID) | Output data invalid window | 9 | | | ns | |
| T(XIFMAX) | Rate at which data can be sampled with respect to an external clock | | | 60 | MHz | |

The input valid window parameter relates to the capability of the device to capture data input to the chip with respect to an external clock source. It is calculated as the sum of the input setup time and input hold time with respect to the external clock as measured at the pins. The output invalid window specifies the time for which an output is invalid with respect to the external clock. Note that these parameters are specified as a window rather than absolute numbers since the device provides functionality to delay the incoming clock with respect to the incoming data.

Information on interfacing to high-speed synchronous interfaces can be found in the XS1 Port I/O Timing document, document number X9122.

6.9 XMOS Link Performance

Figure 17: Link performance

| Symbol | Parameter | MIN | TYP | MAX | UNITS | Notes |
|------------|--------------------------------|-----|-----|-----|--------|-------|
| B(2blinkP) | 2b link bandwidth (packetized) | | | 87 | MBit/s | A, B |
| B(5blinkP) | 5b link bandwidth (packetized) | | | 217 | MBit/s | A, B |
| B(2blinkS) | 2b link bandwidth (streaming) | | | 100 | MBit/s | В |
| B(5blinkS) | 5b link bandwidth (streaming) | | | 250 | MBit/s | В |

A Assumes 32-byte packet in 3-byte header mode. Actual performance depends on size of the header and payload.

The asynchronous nature of links means that the relative phasing of SS_CLK clocks is not important in a multi-clock system, providing each meets the required stability criteria.

6.10 JTAG Timing

Figure 18: JTAG timing

| Symbol | Parameter | MIN | TYP | MAX | UNITS | Notes |
|----------|-----------------------|-----|-----|-----|-------|-------|
| T(TCK) | TCK period | 30 | | | ns | |
| T(SETUP) | TDO to TCK setup time | 5 | | | ns | Α |
| T(HOLD) | TDO to TCK hold time | | | 10 | ns | Α |
| T(DELAY) | TCK to output delay | | | 15 | ns | В |

A Timing applies to SS_TMS, SS_TRST and SS_TDI inputs.

B Timing applies to SS_TDO output.



B 7.5 ns symbol time.

All JTAG operations are synchronous to SS_TCK apart from the global asynchronous reset SS_TRST.



7.1 Part Marking




Figure 19:Part marking scheme

8 Ordering Information

Figure 20: Orderable part numbers

| Product Code | Qualification | Speed Grade |
|-------------------|---------------|-------------|
| XS1-G02B-FB144-C4 | Commercial | 400 MHz |
| XS1-G02B-FB144-I4 | Industrial | 400 MHz |

9 Development Tools

XMOS provides a comprehensive suite of development tools. Source files, timing scripts and a board design file are input to the compiler toolchain which produces a binary executable. This executable file can be simulated, loaded onto the device and debugged over JTAG, programmed into flash memory on the board or written to OTP memory on the device. The tools can also encrypt the flash image and write the decrpytion key securely to OTP memory.

The tools can be driven from either a graphical development environment or the command line and are supported on Windows, Linux and MacOS X. The tools are available at no cost from xmos.com/tools. Information on using the tools is provided in a separate user guide, document number X1066.

10 Addendum: XMOS USB Interface

XMOS provides a low-level USB interface for connecting the device to a USB transceiver using the UTMI+ Low Pin Interface (ULPI). The ULPI signals must be connected to the pins named in Figure 21. Note also that some ports on the same



12 Related Documentation

| Document Title | Information | Document Number |
|---|-------------------------------------|-----------------|
| The XMOS XS1 Architecture | ISA manual | X0102 |
| XS1 Port I/O Timing | Port timings | X9122 |
| XS1-G System Specification | Link, switch and system information | X2725 |
| XS1-G Link Performance and Design Guidelines | Link timings | X2215 |
| XS1-G Clock Frequency Control | Advanced clock control | X1340 |



13 Revision History

The page numbers in this section refer to this document.

Rev. 1100C-05/11

- 1. Revised format.
- 2. Standard XMOS Link format XnLn on page 4.

Rev. 1100B-01/11

- 1. Replaced "Port Pin Table" with "Signal Description" on page 4.
- 2. Updated "ULPI" on page 20 with set of disabled signals.
- 3. Removed "Device Configuration".
- 4. Added "Associated Design Documentation" on page 21.
- 5. Not recommended for new designs.
- 6. Clock frequencies of betweeen 20 MHz and 25 MHz are **not** supported.
- 7. Removed documentation of numerous JTAG commands, which were incorrect.
- 8. Updated Figure 10 in "DC Characteristics" on page 15 by removing rows for I(OH) and I(OL).
- 9. Updated Figure 17 in "XMOS Link Performance" on page 17 by removing rows for B(2link) and B(5link), and adding rows for B(2linkP), B(5linkP), B(2linkS) and B(5linkS).
- 10. Renamed IO VSS signals to VSS.
- 11. Renamed DEBUG to DEBUG_N.

Rev. 1100A-06/10

- 1. Revised format.
- 2. Updated "Power Consumption" on page 16.



Copyright © 2010 XMOS Limited, All Rights Reserved.

XMOS Limited is the owner or licensee of this design, code, or Information (collectively, the "Information") and is providing it to you "AS IS" with no warranty of any kind, express or implied and shall have no liability in relation to its use. XMOS Limited makes no representation that the Information, or any particular implementation thereof, is or will be free from any claims of infringement and again, shall have no liability in relation to any such claims.

XMOS and the XMOS logo are registered trademarks of XMOS Limited in the United Kingdom and other countries, and may not be used without written permission. All other trademarks are property of their respective owners. Where those designations appear in this book, and XMOS was aware of a trademark claim, the designations have been printed with initial capital letters or in all capitals.