



Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Discontinued at Digi-Key |
| Core Processor | CIP-51 8051 |
| Core Size | 8-Bit |
| Speed | 50MHz |
| Connectivity | I ² C, SMBus, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 29 |
| Program Memory Size | 16KB (16K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 2.25K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.2V ~ 3.6V |
| Data Converters | A/D 20x10/12b SAR; D/A 2x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 32-UFQFN Exposed Pad |
| Supplier Device Package | 32-QFN (4x4) |
| Purchase URL | https://www.e-xfl.com/product-detail/silicon-labs/efm8bb31f16g-a-qfn32r |

3. System Overview

3.1 Introduction




Figure 3.1. Detailed EFM8BB3 Block Diagram

Universal Asynchronous Receiver/Transmitter (UART1)

UART1 is an asynchronous, full duplex serial port offering a variety of data formatting options. A dedicated baud rate generator with a 16-bit timer and selectable prescaler is included, which can generate a wide range of baud rates. A received data FIFO allows UART1 to receive multiple bytes before data is lost and an overflow occurs.

UART1 provides the following features:

- Asynchronous transmissions and receptions
- Dedicated baud rate generator supports baud rates up to $\text{SYSCLK}/2$ (transmit) or $\text{SYSCLK}/8$ (receive)
- 5, 6, 7, 8, or 9 bit data
- Automatic start and stop generation
- Automatic parity generation and checking
- Single-byte buffer on transmit and receive
- Auto-baud detection
- LIN break and sync field detection
- CTS / RTS hardware flow control

Serial Peripheral Interface (SPI0)

The serial peripheral interface (SPI) module provides access to a flexible, full-duplex synchronous serial bus. The SPI can operate as a master or slave device in both 3-wire or 4-wire modes, and supports multiple masters and slaves on a single SPI bus. The slave-select (NSS) signal can be configured as an input to select the SPI in slave mode, or to disable master mode operation in a multi-master environment, avoiding contention on the SPI bus when more than one master attempts simultaneous data transfers. NSS can also be configured as a firmware-controlled chip-select output in master mode, or disabled to reduce the number of pins required. Additional general purpose port I/O pins can be used to select multiple slave devices in master mode.

- Supports 3- or 4-wire master or slave modes
- Supports external clock frequencies up to 12 Mbps in master or slave mode
- Support for all clock phase and polarity modes
- 8-bit programmable clock rate (master)
- Programmable receive timeout (slave)
- Two byte FIFO on transmit and receive
- Can operate in suspend or snooze modes and wake the CPU on reception of a byte
- Support for multiple masters on the same data lines

System Management Bus / I2C (SMB0)

The SMBus I/O interface is a two-wire, bi-directional serial bus. The SMBus is compliant with the System Management Bus Specification, version 1.1, and compatible with the I²C serial bus.

The SMBus module includes the following features:

- Standard (up to 100 kbps) and Fast (400 kbps) transfer speeds
- Support for master, slave, and multi-master modes
- Hardware synchronization and arbitration for multi-master mode
- Clock low extending (clock stretching) to interface with faster masters
- Hardware support for 7-bit slave and general call address recognition
- Firmware support for 10-bit slave address decoding
- Ability to inhibit all slave states
- Programmable data setup/hold times
- Transmit and receive buffers to help increase throughput in faster applications

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|--------------------------------|-------------|----------------|-----|-----|-----|---------|
| Comparators (CMP0, CMP1) | I_{CMP} | CPMD = 11 | — | 0.5 | — | μA |
| | | CPMD = 10 | — | 3 | — | μA |
| | | CPMD = 01 | — | 10 | — | μA |
| | | CPMD = 00 | — | 25 | — | μA |
| Comparator Reference | I_{CPREF} | | — | TBD | — | μA |
| Voltage Supply Monitor (VMON0) | I_{VMON} | | — | 15 | 20 | μA |

Note:

1. Currents are additive. For example, where I_{DD} is specified and the mode is not mutually exclusive, enabling the functions increases supply current by the specified amount.
2. Includes supply current from internal LDO regulator, supply monitor, and High Frequency Oscillator.
3. Includes supply current from internal LDO regulator, supply monitor, and Low Frequency Oscillator.
4. ADC0 power excludes internal reference supply current.
5. The internal reference is enabled as-needed when operating the ADC in low power mode. Total ADC + Reference current will depend on sampling rate.
6. DAC supply current for each enabled DA and not including external load on pin.

4.1.3 Reset and Supply Monitor

Table 4.3. Reset and Supply Monitor

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|---|------------|---|------|-------|------|---------|
| VDD Supply Monitor Threshold | V_{VDDM} | | 1.85 | 1.95 | 2.1 | V |
| Power-On Reset (POR) Threshold | V_{POR} | Rising Voltage on VDD | — | 1.4 | — | V |
| | | Falling Voltage on VDD | 0.75 | — | 1.36 | V |
| VDD Ramp Time | t_{RMP} | Time to $V_{DD} > 2.2$ V | 10 | — | — | μs |
| Reset Delay from POR | t_{POR} | Relative to $V_{DD} > V_{POR}$ | 3 | 10 | 31 | ms |
| Reset Delay from non-POR source | t_{RST} | Time between release of reset source and code execution | — | 50 | — | μs |
| RST Low Time to Generate Reset | t_{RSTL} | | 15 | — | — | μs |
| Missing Clock Detector Response Time (final rising edge to reset) | t_{MCD} | $F_{SYSCLK} > 1$ MHz | — | 0.625 | 1.2 | ms |
| Missing Clock Detector Trigger Frequency | F_{MCD} | | — | 7.5 | 13.5 | kHz |
| VDD Supply Monitor Turn-On Time | t_{MON} | | — | 2 | — | μs |

4.1.6 Internal Oscillators

Table 4.6. Internal Oscillators

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|--|------------------------------|-----------------------------------|-------|------|-------|-----------------------|
| High Frequency Oscillator 0 (24.5 MHz) | | | | | | |
| Oscillator Frequency | f_{HFOSC0} | Full Temperature and Supply Range | 24 | 24.5 | 25 | MHz |
| Power Supply Sensitivity | $\text{PSS}_{\text{HFOSC0}}$ | $T_A = 25^\circ\text{C}$ | — | 0.5 | — | %/V |
| Temperature Sensitivity | $\text{TS}_{\text{HFOSC0}}$ | $V_{\text{DD}} = 3.0\text{ V}$ | — | 40 | — | ppm/ $^\circ\text{C}$ |
| High Frequency Oscillator 1 (49 MHz) | | | | | | |
| Oscillator Frequency | f_{HFOSC1} | Full Temperature and Supply Range | 48.25 | 49 | 49.75 | MHz |
| Power Supply Sensitivity | $\text{PSS}_{\text{HFOSC1}}$ | $T_A = 25^\circ\text{C}$ | — | TBD | — | %/V |
| Temperature Sensitivity | $\text{TS}_{\text{HFOSC1}}$ | $V_{\text{DD}} = 3.0\text{ V}$ | — | TBD | — | ppm/ $^\circ\text{C}$ |
| Low Frequency Oscillator (80 kHz) | | | | | | |
| Oscillator Frequency | f_{LFOSC} | Full Temperature and Supply Range | 75 | 80 | 85 | kHz |
| Power Supply Sensitivity | $\text{PSS}_{\text{LFOSC}}$ | $T_A = 25^\circ\text{C}$ | — | 0.05 | — | %/V |
| Temperature Sensitivity | TS_{LFOSC} | $V_{\text{DD}} = 3.0\text{ V}$ | — | 65 | — | ppm/ $^\circ\text{C}$ |

4.1.7 External Clock Input

Table 4.7. External Clock Input

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|---|--------------------|----------------|-----|-----|-----|------|
| External Input CMOS Clock Frequency (at EXTCLK pin) | f_{CMOS} | | 0 | — | 50 | MHz |
| External Input CMOS Clock High Time | t_{CMOSH} | | 9 | — | — | ns |
| External Input CMOS Clock Low Time | t_{CMOSL} | | 9 | — | — | ns |

4.1.8 Crystal Oscillator

Table 4.8. Crystal Oscillator

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|-----------------------|------------|----------------|------|-----|-----|---------|
| Crystal Frequency | f_{XTAL} | | 0.02 | — | 25 | MHz |
| Crystal Drive Current | I_{XTAL} | XFCN = 0 | — | 0.5 | — | μA |
| | | XFCN = 1 | — | 1.5 | — | μA |
| | | XFCN = 2 | — | 4.8 | — | μA |
| | | XFCN = 3 | — | 14 | — | μA |
| | | XFCN = 4 | — | 40 | — | μA |
| | | XFCN = 5 | — | 120 | — | μA |
| | | XFCN = 6 | — | 550 | — | μA |
| | | XFCN = 7 | — | 2.6 | — | mA |

4.1.11 Temperature Sensor

Table 4.11. Temperature Sensor

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|---------------------------|-----------|-----------------------------------|-----|-----|-----|--------------------------------|
| Offset | V_{OFF} | $T_A = 0\text{ }^{\circ}\text{C}$ | — | TBD | — | mV |
| Offset Error ¹ | E_{OFF} | $T_A = 0\text{ }^{\circ}\text{C}$ | — | TBD | — | mV |
| Slope | M | | — | TBD | — | mV/ $^{\circ}\text{C}$ |
| Slope Error ¹ | E_M | | — | TBD | — | $\mu\text{V}/^{\circ}\text{C}$ |
| Linearity | | | — | TBD | — | $^{\circ}\text{C}$ |
| Turn-on Time | | | — | TBD | — | μs |

Note:

1. Represents one standard deviation from the mean.

4.1.13 Comparators

Table 4.13. Comparators

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|--|-------------|----------------------|-----|------|-----|------|
| Response Time, CPMD = 00 (Highest Speed) | t_{RESP0} | +100 mV Differential | — | 100 | — | ns |
| | | -100 mV Differential | — | 150 | — | ns |
| Response Time, CPMD = 11 (Low- est Power) | t_{RESP3} | +100 mV Differential | — | 1.5 | — | μs |
| | | -100 mV Differential | — | 3.5 | — | μs |
| Positive Hysteresis Mode 0 (CPMD = 00) | HYS_{CP+} | CPHYP = 00 | — | 0.4 | — | mV |
| | | CPHYP = 01 | — | 8 | — | mV |
| | | CPHYP = 10 | — | 16 | — | mV |
| | | CPHYP = 11 | — | 32 | — | mV |
| Negative Hysteresis Mode 0 (CPMD = 00) | HYS_{CP-} | CPHYN = 00 | — | -0.4 | — | mV |
| | | CPHYN = 01 | — | -8 | — | mV |
| | | CPHYN = 10 | — | -16 | — | mV |
| | | CPHYN = 11 | — | -32 | — | mV |
| Positive Hysteresis Mode 1 (CPMD = 01) | HYS_{CP+} | CPHYP = 00 | — | 0.5 | — | mV |
| | | CPHYP = 01 | — | 6 | — | mV |
| | | CPHYP = 10 | — | 12 | — | mV |
| | | CPHYP = 11 | — | 24 | — | mV |
| Negative Hysteresis Mode 1 (CPMD = 01) | HYS_{CP-} | CPHYN = 00 | — | -0.5 | — | mV |
| | | CPHYN = 01 | — | -6 | — | mV |
| | | CPHYN = 10 | — | -12 | — | mV |
| | | CPHYN = 11 | — | -24 | — | mV |
| Positive Hysteresis Mode 2 (CPMD = 10) | HYS_{CP+} | CPHYP = 00 | — | 0.7 | — | mV |
| | | CPHYP = 01 | — | 4.5 | — | mV |
| | | CPHYP = 10 | — | 9 | — | mV |
| | | CPHYP = 11 | — | 18 | — | mV |
| Negative Hysteresis Mode 2 (CPMD = 10) | HYS_{CP-} | CPHYN = 00 | — | -0.6 | — | mV |
| | | CPHYN = 01 | — | -4.5 | — | mV |
| | | CPHYN = 10 | — | -9 | — | mV |
| | | CPHYN = 11 | — | -18 | — | mV |
| Positive Hysteresis Mode 3 (CPMD = 11) | HYS_{CP+} | CPHYP = 00 | — | 1.5 | — | mV |
| | | CPHYP = 01 | — | 4 | — | mV |
| | | CPHYP = 10 | — | 8 | — | mV |
| | | CPHYP = 11 | — | 16 | — | mV |

4.2 Thermal Conditions

Table 4.16. Thermal Conditions

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
|---|---------------|-----------------|-----|-----|-----|------|
| Thermal Resistance | θ_{JA} | QFN24 Packages | — | TBD | — | °C/W |
| | | QFN32 Packages | — | TBD | — | °C/W |
| | | QFP32 Packages | — | 80 | — | °C/W |
| | | QSOP24 Packages | — | 65 | — | °C/W |
| Note: 1. Thermal resistance assumes a multi-layer PCB with any exposed pad soldered to a PCB pad. | | | | | | |

4.3 Absolute Maximum Ratings

Stresses above those listed in [Table 4.17 Absolute Maximum Ratings on page 27](#) may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. For more information on the available quality and reliability data, see the Quality and Reliability Monitor Report at <http://www.silabs.com/support/quality/pages/default.aspx>.

Table 4.17. Absolute Maximum Ratings

| Parameter | Symbol | Test Condition | Min | Max | Unit |
|--|------------|-------------------------|---------|--------------|------|
| Ambient Temperature Under Bias | T_{BIAS} | | -55 | 125 | °C |
| Storage Temperature | T_{STG} | | -65 | 150 | °C |
| Voltage on VDD | V_{DD} | | GND-0.3 | 4.2 | V |
| Voltage on VIO ² | V_{IO} | | GND-0.3 | $V_{DD}+0.3$ | V |
| Voltage on I/O pins or RSTb, excluding P2.0-P2.3 (QFN24 and QSOP24) or P3.0-P3.3 (QFN32 and QFP32) | V_{IN} | $V_{IO} > \text{TBD V}$ | GND-0.3 | TBD | V |
| | | $V_{IO} < \text{TBD V}$ | GND-0.3 | TBD | V |
| Voltage on P2.0-P2.3 (QFN24 and QSOP24) or P3.0-P3.3 (QFN32 and QFP32) | V_{IN} | | GND-0.3 | $V_{DD}+0.3$ | V |
| Total Current Sunk into Supply Pin | I_{VDD} | | — | 400 | mA |
| Total Current Sourced out of Ground Pin | I_{GND} | | 400 | — | mA |
| Current Sourced or Sunk by any I/O Pin or RSTb | I_{IO} | | -100 | 100 | mA |
| Note: 1. Exposure to maximum rating conditions for extended periods may affect device reliability. 2. In certain package configurations, the VIO and VDD supplies are bonded to the same pin. | | | | | |

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|------------|----------|-------------------|---------------------|--|--|
| 22 | P1.3 | Multifunction I/O | Yes | P1MAT.3 CLU0B.13 CLU1B.11 CLU2B.11 CLU3A.13 | ADC0.9 |
| 23 | P1.2 | Multifunction I/O | Yes | P1MAT.2 CLU0A.13 CLU1A.11 CLU2B.10 CLU3A.12 CLU3B.13 | ADC0.8 CMP0P.8 CMP0N.8 |
| 24 | P1.1 | Multifunction I/O | Yes | P1MAT.1 CLU0B.12 CLU1B.10 CLU2A.11 CLU3B.12 | ADC0.7 CMP0P.7 CMP0N.7 |
| 25 | P1.0 | Multifunction I/O | Yes | P1MAT.0 CLU1OUT CLU0A.12 CLU1A.10 CLU2A.10 | ADC0.6 CMP0P.6 CMP0N.6 CMP1P.1 CMP1N.1 |
| 26 | P0.7 | Multifunction I/O | Yes | P0MAT.7 INT0.7 INT1.7 CLU0B.11 CLU1B.9 CLU3A.11 | ADC0.5 CMP0P.5 CMP0N.5 CMP1P.0 CMP1N.0 |
| 27 | P0.6 | Multifunction I/O | Yes | P0MAT.6 CNVSTR INT0.6 INT1.6 CLU0A.11 CLU1B.8 CLU3A.10 | ADC0.4 CMP0P.4 CMP0N.4 |

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|------------|----------|-------------------|---------------------|---|-------------------------------|
| 18 | P1.7 | Multifunction I/O | Yes | P1MAT.7 CLU0B.15 CLU1B.13 CLU2A.13 | ADC0.13 CMP0P.9 CMP0N.9 |
| 19 | P1.6 | Multifunction I/O | Yes | P1MAT.6 CLU0A.15 CLU1B.12 CLU2A.12 | ADC0.12 |
| 20 | P1.5 | Multifunction I/O | Yes | P1MAT.5 CLU0B.14 CLU1A.13 CLU2B.13 CLU3B.11 | ADC0.11 |
| 21 | P1.4 | Multifunction I/O | Yes | P1MAT.4 CLU0A.14 CLU1A.12 CLU2B.12 CLU3B.10 | ADC0.10 |
| 22 | P1.3 | Multifunction I/O | Yes | P1MAT.3 CLU0B.13 CLU1B.11 CLU2B.11 CLU3A.13 | ADC0.9 |
| 23 | P1.2 | Multifunction I/O | Yes | P1MAT.2 CLU0A.13 CLU1A.11 CLU2B.10 CLU3A.12 CLU3B.13 | ADC0.8 CMP0P.8 CMP0N.8 |
| 24 | P1.1 | Multifunction I/O | Yes | P1MAT.1 CLU0B.12 CLU1B.10 CLU2A.11 CLU3B.12 | ADC0.7 CMP0P.7 CMP0N.7 |

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|------------|----------------|--------------------------------------|---------------------|--|-------------------------------|
| 2 | P0.0 | Multifunction I/O | Yes | P0MAT.0 INT0.0 INT1.0 CLU0A.8 CLU2A.8 CLU3B.8 | VREF |
| 3 | GND | Ground | | | |
| 4 | VDD / VIO | Supply Power Input | | | |
| 5 | RSTb / C2CK | Active-low Reset / C2 Debug Clock | | | |
| 6 | P3.0 / C2D | Multifunction I/O / C2 Debug Data | | | |
| 7 | P2.3 | Multifunction I/O | Yes | P2MAT.3 CLU1B.15 CLU2B.15 CLU3A.15 | DAC3 |
| 8 | P2.2 | Multifunction I/O | Yes | P2MAT.2 CLU1A.15 CLU2B.14 CLU3A.14 | DAC2 |
| 9 | P2.1 | Multifunction I/O | Yes | P2MAT.1 CLU1B.14 CLU2A.15 CLU3B.15 | DAC1 |
| 10 | P2.0 | Multifunction I/O | Yes | P2MAT.0 CLU1A.14 CLU2A.14 CLU3B.14 | DAC0 |
| 11 | P1.6 | Multifunction I/O | Yes | P1MAT.6 CLU3OUT CLU0A.15 CLU1B.12 CLU2A.12 | ADC0.11 CMP1P.5 CMP1N.5 |

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|------------|----------|-------------------|---------------------|---|-------------------------------|
| 12 | P1.5 | Multifunction I/O | Yes | P1MAT.5 CLU2OUT CLU0B.14 CLU1A.13 CLU2B.13 CLU3B.11 | ADC0.10 CMP1P.4 CMP1N.4 |
| 13 | P1.4 | Multifunction I/O | Yes | P1MAT.4 I2C0_SCL CLU0A.14 CLU1A.12 CLU2B.12 CLU3B.10 | ADC0.9 CMP1P.3 CMP1N.3 |
| 14 | P1.3 | Multifunction I/O | Yes | P1MAT.3 I2C0_SDA CLU0B.13 CLU1B.11 CLU2B.11 CLU3A.13 | CMP1P.2 CMP1N.2 |
| 15 | GND | Ground | | | |
| 16 | P1.2 | Multifunction I/O | Yes | P1MAT.2 CLU0A.13 CLU1A.11 CLU2B.10 CLU3A.12 CLU3B.13 | ADC0.8 |
| 17 | P1.1 | Multifunction I/O | Yes | P1MAT.1 CLU0B.12 CLU1B.10 CLU2A.11 CLU3B.12 | ADC0.7 |
| 18 | P1.0 | Multifunction I/O | Yes | P1MAT.0 CLU0A.12 CLU1A.10 CLU2A.10 | ADC0.6 |

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|------------|----------|-------------------|---------------------|---|---------------------------------------|
| 24 | P0.2 | Multifunction I/O | Yes | P0MAT.2 INT0.2 INT1.2 CLU0OUT CLU0A.9 CLU2B.8 CLU3A.8 | XTAL1 ADC0.1 CMP0P.1 CMP0N.1 |
| Center | GND | Ground | | | |

| Pin Number | Pin Name | Description | Crossbar Capability | Additional Digital Functions | Analog Functions |
|------------|----------|-------------------|---------------------|---|--|
| 18 | P1.2 | Multifunction I/O | Yes | P1MAT.2 CLU0A.13 CLU1A.11 CLU2B.10 CLU3A.12 CLU3B.13 | ADC0.8 |
| 19 | P1.1 | Multifunction I/O | Yes | P1MAT.1 CLU0B.12 CLU1B.10 CLU2A.11 CLU3B.12 | ADC0.7 |
| 20 | P1.0 | Multifunction I/O | Yes | P1MAT.0 CLU0A.12 CLU1A.10 CLU2A.10 | ADC0.6 |
| 21 | P0.7 | Multifunction I/O | Yes | P0MAT.7 INT0.7 INT1.7 CLU1OUT CLU0B.11 CLU1B.9 CLU3A.11 | ADC0.5 CMP0P.5 CMP0N.5 CMP1P.1 CMP1N.1 |
| 22 | P0.6 | Multifunction I/O | Yes | P0MAT.6 CNVSTR INT0.6 INT1.6 CLU0A.11 CLU1B.8 CLU3A.10 | ADC0.4 CMP0P.4 CMP0N.4 CMP1P.0 CMP1N.0 |
| 23 | P0.5 | Multifunction I/O | Yes | P0MAT.5 INT0.5 INT1.5 UART0_RX CLU0B.10 CLU1A.9 | ADC0.3 CMP0P.3 CMP0N.3 |

| Dimension | Min | Typ | Max |
|---|-----|-----|-----|
| Note: <ol style="list-style-type: none"> All dimensions shown are in millimeters (mm) unless otherwise noted. Dimensioning and Tolerancing per ANSI Y14.5M-1994. This drawing conforms to JEDEC Solid State Outline MO-220. Recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components. | | | |

7.2 QFN32 PCB Land Pattern




Figure 7.2. QFN32 PCB Land Pattern Drawing

Table 7.2. QFN32 PCB Land Pattern Dimensions

| Dimension | Min | Max |
|-----------|-----|------|
| C1 | — | 4.00 |
| C2 | — | 4.00 |
| X1 | — | 0.2 |
| X2 | — | 2.8 |
| Y1 | — | 0.75 |
| Y2 | — | 2.8 |
| e | — | 0.4 |

| Dimension | Min | Typ | Max |
|-----------|------|------|-----|
| aaa | 0.20 | | |
| bbb | 0.20 | | |
| ccc | 0.10 | | |
| ddd | 0.20 | | |
| theta | 0° | 3.5° | 7° |

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
3. This drawing conforms to JEDEC outline MS-026.
4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

8.2 QFP32 PCB Land Pattern




Figure 8.2. QFP32 PCB Land Pattern Drawing

Table 8.2. QFP32 PCB Land Pattern Dimensions

| Dimension | Min | Max |
|-----------|----------|------|
| C1 | 8.40 | 8.50 |
| C2 | 8.40 | 8.50 |
| E | 0.80 BSC | |
| X1 | 0.55 | |
| Y1 | 1.5 | |

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. This Land Pattern Design is based on the IPC-7351 guidelines.
3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μ m minimum, all the way around the pad.
4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
5. The stencil thickness should be 0.125 mm (5 mils).
6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
7. A No-Clean, Type-3 solder paste is recommended.
8. The recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.

10.2 QSOP24 PCB Land Pattern




Figure 10.2. QSOP24 PCB Land Pattern Drawing

Table 10.2. QSOP24 PCB Land Pattern Dimensions

| Dimension | Min | Max |
|-----------|-----------|------|
| C | 5.20 | 5.30 |
| E | 0.635 BSC | |
| X | 0.30 | 0.40 |
| Y | 1.50 | 1.60 |

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. This land pattern design is based on the IPC-7351 guidelines.
3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μ m minimum, all the way around the pad.
4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
5. The stencil thickness should be 0.125 mm (5 mils).
6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
7. A No-Clean, Type-3 solder paste is recommended.
8. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

Simplicity Studio

One-click access to MCU tools, documentation, software, source code libraries & more. Available for Windows, Mac and Linux!

www.silabs.com/simplicity



MCU Portfolio
www.silabs.com/mcu



SW/HW
www.silabs.com/simplicity



Quality
www.silabs.com/quality



Support and Community
community.silabs.com

Disclaimer

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific written consent of Silicon Laboratories. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information

Silicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, CMEMS®, EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZMac®, EZRadio®, EZRadioPRO®, DSPLL®, ISOmodem®, Precision32®, ProSLIC®, SiPHY®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc.
400 West Cesar Chavez
Austin, TX 78701
USA

<http://www.silabs.com>