

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"


### Details

Product Status	Discontinued at Digi-Key
Core Processor	CIP-51 8051
Core Size	8-Bit
Speed	50MHz
Connectivity	I <sup>2</sup> C, SMBus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	28
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2.25K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 3.6V
Data Converters	A/D 20x10/12b SAR; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-TQFP
Supplier Device Package	32-QFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm8bb31f16g-a-qfp32

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 2. Ordering Information



## Figure 2.1. EFM8BB3 Part Numbering

All EFM8BB3 family members have the following features:

- · CIP-51 Core running up to 49 MHz
- Three Internal Oscillators (49 MHz, 24.5 MHz and 80 kHz)
- SMBus
- I2C Slave
- SPI
- 2 UARTs
- · 6-Channel Programmable Counter Array (PWM, Clock Generation, Capture/Compare)
- · Six 16-bit Timers
- Four Configurable Logic Units
- 12-bit Analog-to-Digital Converter with integrated multiplexer, voltage reference, temperature sensor, channel sequencer, and directto-XRAM data transfer
- Two Voltage Digital-to-Analog Converters (DACs)
- Two Analog Comparators
- 16-bit CRC Unit
- · AEC-Q100 qualified (pending)

In addition to these features, each part number in the EFM8BB3 family has a set of features that vary across the product line. The product selection guide shows the features available on each family member.

Table 2.1.	Product Selection Guide	

Ordering Part Number	Flash Memory (kB)	RAM (Bytes)	Digital Port I/Os (Total)	Number of DACs	ADC0 Channels	Comparator 0 Inputs	Comparator 1 Inputs	Pb-free (RoHS Compliant)	Temperature Range	Package
EFM8BB31F64G-A-QFN32	64	4352	29	4	20	10	9	Yes	-40 to +85 °C	QFN32
EFM8BB31F64G-A-QFP32	64	4352	28	4	20	10	9	Yes	-40 to +85 °C	QFP32
EFM8BB31F64G-A-QFN24	64	4352	20	4	12	6	6	Yes	-40 to +85 °C	QFN24

EFM8BB3 Data Sheet Ordering Information

Ordering Part Number	Flash Memory (kB)	RAM (Bytes)	Digital Port I/Os (Total)	Number of DACs	ADC0 Channels	Comparator 0 Inputs	Comparator 1 Inputs	Pb-free (RoHS Compliant)	Temperature Range	Package
EFM8BB31F64G-A-QSOP24	64	4352	21	4	13	6	7	Yes	-40 to +85 °C	QSOP24
EFM8BB31F32G-A-QFN32	32	2304	29	2	20	10	9	Yes	-40 to +85 °C	QFN32
EFM8BB31F32G-A-QFP32	32	2304	28	2	20	10	9	Yes	-40 to +85 °C	QFP32
EFM8BB31F32G-A-QFN24	32	2304	20	2	12	6	6	Yes	-40 to +85 °C	QFN24
EFM8BB31F32G-A-QSOP24	32	2304	21	2	13	6	7	Yes	-40 to +85 °C	QSOP24
EFM8BB31F16G-A-QFN32	16	2304	29	2	20	10	9	Yes	-40 to +85 °C	QFN32
EFM8BB31F16G-A-QFP32	16	2304	28	2	20	10	9	Yes	-40 to +85 °C	QFP32
EFM8BB31F16G-A-QSOP24	16	2304	21	2	13	6	7	Yes	-40 to +85 °C	QSOP24

## 3.4 Clocking

The CPU core and peripheral subsystem may be clocked by both internal and external oscillator resources. By default, the system clock comes up running from the 24.5 MHz oscillator divided by 8.

The clock control system offers the following features:

- · Provides clock to core and peripherals.
- 24.5 MHz internal oscillator (HFOSC0), accurate to ±2% over supply and temperature corners.
- 49 MHz internal oscillator (HFOSC1), accurate to ±2% over supply and temperature corners.
- 80 kHz low-frequency oscillator (LFOSC0).
- · External Crystal / RC / C Oscillator.
- · External CMOS clock input (EXTCLK).
- · Clock divider with eight settings for flexible clock scaling:
  - Divide the selected clock source by 1, 2, 4, 8, 16, 32, 64, or 128.
  - HFOSC0 and HFOSC1 include 1.5x pre-scalers for further flexibility.

### 3.5 Counters/Timers and PWM

### Programmable Counter Array (PCA0)

The programmable counter array (PCA) provides multiple channels of enhanced timer and PWM functionality while requiring less CPU intervention than standard counter/timers. The PCA consists of a dedicated 16-bit counter/timer and one 16-bit capture/compare module for each channel. The counter/timer is driven by a programmable timebase that has flexible external and internal clocking options. Each capture/compare module may be configured to operate independently in one of five modes: Edge-Triggered Capture, Software Timer, High-Speed Output, Frequency Output, or Pulse-Width Modulated (PWM) Output. Each capture/compare module has its own associated I/O line (CEXn) which is routed through the crossbar to port I/O when enabled.

- · 16-bit time base
- · Programmable clock divisor and clock source selection
- · Up to six independently-configurable channels
- 8, 9, 10, 11 and 16-bit PWM modes (center or edge-aligned operation)
- Output polarity control
- Frequency output mode
- Capture on rising, falling or any edge
- Compare function for arbitrary waveform generation
- · Software timer (internal compare) mode
- · Can accept hardware "kill" signal from comparator 0 or comparator 1

#### I2C Slave (I2CSLAVE0)

The I2C Slave interface is a 2-wire, bidirectional serial bus that is compatible with the I2C Bus Specification 3.0. It is capable of transferring in high-speed mode (HS-mode) at speeds of up to 3.4 Mbps. Firmware can write to the I2C interface, and the I2C interface can autonomously control the serial transfer of data. The interface also supports clock stretching for cases where the core may be temporarily prohibited from transmitting a byte or processing a received byte during an I2C transaction. This module operates only as an I2C slave device.

The I2C module includes the following features:

- Standard (up to 100 kbps), Fast (400 kbps), Fast Plus (1 Mbps), and High-speed (3.4 Mbps) transfer speeds
- · Support for slave mode only
- · Clock low extending (clock stretching) to interface with faster masters
- · Hardware support for 7-bit slave address recognition
- · Hardware support for multiple slave addresses with the option to save the matching address in the receive FIFO

#### 16-bit CRC (CRC0)

The cyclic redundancy check (CRC) module performs a CRC using a 16-bit polynomial. CRC0 accepts a stream of 8-bit data and posts the 16-bit result to an internal register. In addition to using the CRC block for data manipulation, hardware can automatically CRC the flash contents of the device.

The CRC module is designed to provide hardware calculations for flash memory verification and communications protocols. The CRC module supports the standard CCITT-16 16-bit polynomial (0x1021), and includes the following features:

- Support for CCITT-16 polynomial
- · Byte-level bit reversal
- · Automatic CRC of flash contents on one or more 256-byte blocks
- · Initial seed selection of 0x0000 or 0xFFFF

### Configurable Logic Units (CLU0, CLU1, CLU2, and CLU3)

The Configurable Logic block consists of multiple Configurable Logic Units (CLUs). CLUs are flexible logic functions which may be used for a variety of digital functions, such as replacing system glue logic, aiding in the generation of special waveforms, or synchronizing system event triggers.

- · Four configurable logic units (CLUs), with direct-pin and internal logic connections
- Each unit supports 256 different combinatorial logic functions (AND, OR, XOR, muxing, etc.) and includes a clocked flip-flop for synchronous operations
- · Units may be operated synchronously or asynchronously
- May be cascaded together to perform more complicated logic functions
- · Can operate in conjunction with serial peripherals such as UART and SPI or timing peripherals such as timers and PCA channels
- · Can be used to synchronize and trigger multiple on-chip resources (ADC, DAC, Timers, etc.)
- · Asynchronous output may be used to wake from low-power states

# 4. Electrical Specifications

## 4.1 Electrical Characteristics

All electrical parameters in all tables are specified under the conditions listed in Table 4.1 Recommended Operating Conditions on page 13, unless stated otherwise.

Table 4.1. Recommended Operating Conditions

## 4.1.1 Recommended Operating Conditions

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Operating Supply Voltage on VDD	V <sub>DD</sub>		2.2	—	3.6	V
Operating Supply Voltage on VIO <sup>2,</sup> 3	V <sub>IO</sub>		TBD		V <sub>DD</sub>	V
System Clock Frequency	f <sub>SYSCLK</sub>		0	_	50	MHz
Operating Ambient Temperature	T <sub>A</sub>		-40	—	85	°C
Note:					1	

#### Note:

1. All voltages with respect to GND

2. In certain package configurations, the VIO and VDD supplies are bonded to the same pin.

3. GPIO levels are undefined whenever VIO is less than 1 V.

# 4.1.2 Power Consumption

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Digital Core Supply Current						
Normal Mode-Full speed with code	I <sub>DD</sub>	F <sub>SYSCLK</sub> = 49 MHz <sup>2</sup>	_	TBD	TBD	mA
executing from flash		F <sub>SYSCLK</sub> = 24.5 MHz <sup>2</sup>		4.5	TBD	mA
		F <sub>SYSCLK</sub> = 1.53 MHz <sup>2</sup>	_	615	TBD	μA
		F <sub>SYSCLK</sub> = 80 kHz <sup>3</sup>		155	TBD	μA
Idle Mode-Core halted with periph-	I <sub>DD</sub>	F <sub>SYSCLK</sub> = 49 MHz <sup>2</sup>		TBD	TBD	mA
erals running		F <sub>SYSCLK</sub> = 24.5 MHz <sup>2</sup>		2.8	TBD	mA
		F <sub>SYSCLK</sub> = 1.53 MHz <sup>2</sup>	_	455	TBD	μA
		F <sub>SYSCLK</sub> = 80 kHz <sup>3</sup>		145	TBD	μA
Suspend Mode-Core halted and	I <sub>DD</sub>	LFO Running		125	TBD	μA
nigh frequency clocks stopped, Supply monitor off.		LFO Stopped	_	120	TBD	μA
Snooze Mode-Core halted and	I <sub>DD</sub>	LFO Running		26	TBD	μA
gh frequency clocks stopped. egulator in low-power state, Sup- y monitor off.		LFO Stopped	_	21	TBD	μA
Stop Mode—Core halted and all clocks stopped,Internal LDO On, Supply monitor off.	I <sub>DD</sub>		-	120	TBD	μA
Shutdown Mode—Core halted and all clocks stopped,Internal LDO Off, Supply monitor off.	I <sub>DD</sub>		-	0.2	_	μA
Analog Peripheral Supply Currents						
High-Frequency Oscillator 0	I <sub>HFOSC0</sub>	Operating at 24.5 MHz, T <sub>A</sub> = 25 °C	-	55	_	μA
High-Frequency Oscillator 1	I <sub>HFOSC1</sub>	Operating at 49 MHz,		TBD		μA
		T <sub>A</sub> = 25 °C				
Low-Frequency Oscillator	I <sub>LFOSC</sub>	Operating at 80 kHz,		5	_	μA
		T <sub>A</sub> = 25 °C				
ADC0 <sup>4</sup>	I <sub>ADC</sub>	TBD		TBD	TBD	μA
nternal ADC0 Reference <sup>5</sup>	I <sub>VREFFS</sub>	Normal Power Mode	_	680	TBD	μA
		Low Power Mode		160	TBD	μA
On-chip Precision Reference	I <sub>VREFP</sub>		—	75	_	μA
Temperature Sensor	I <sub>TSENSE</sub>		—	75	120	μA
Digital-to-Analog Converters (DAC0, DAC1) <sup>6</sup>	I <sub>DAC</sub>		-	125	-	μA

# Table 4.2. Power Consumption

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Comparators (CMP0, CMP1)	I <sub>CMP</sub>	CPMD = 11	_	0.5	_	μA
		CPMD = 10	_	3	_	μA
		CPMD = 01	_	10	_	μA
		CPMD = 00	—	25	—	μA
Comparator Reference	I <sub>CPREF</sub>		—	TBD	_	μA
Voltage Supply Monitor (VMON0)	I <sub>VMON</sub>		—	15	20	μA

Note:

1. Currents are additive. For example, where I<sub>DD</sub> is specified and the mode is not mutually exclusive, enabling the functions increases supply current by the specified amount.

- 2. Includes supply current from internal LDO regulator, supply monitor, and High Frequency Oscillator.
- 3. Includes supply current from internal LDO regulator, supply monitor, and Low Frequency Oscillator.

4. ADC0 power excludes internal reference supply current.

- 5. The internal reference is enabled as-needed when operating the ADC in low power mode. Total ADC + Reference current will depend on sampling rate.
- 6. DAC supply current for each enabled DA and not including external load on pin.

## 4.1.3 Reset and Supply Monitor

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
VDD Supply Monitor Threshold	V <sub>VDDM</sub>		1.85	1.95	2.1	V
Power-On Reset (POR) Threshold	V <sub>POR</sub>	Rising Voltage on VDD	_	1.4	_	V
		Falling Voltage on VDD	0.75	_	1.36	V
VDD Ramp Time	t <sub>RMP</sub>	Time to V <sub>DD</sub> > 2.2 V	10	_	_	μs
Reset Delay from POR	t <sub>POR</sub>	Relative to V <sub>DD</sub> > V <sub>POR</sub>	3	10	31	ms
Reset Delay from non-POR source	t <sub>RST</sub>	Time between release of reset source and code execution	_	50	_	μs
RST Low Time to Generate Reset	t <sub>RSTL</sub>		15	—	—	μs
Missing Clock Detector Response Time (final rising edge to reset)	t <sub>MCD</sub>	F <sub>SYSCLK</sub> >1 MHz	_	0.625	1.2	ms
Missing Clock Detector Trigger Frequency	F <sub>MCD</sub>		_	7.5	13.5	kHz
VDD Supply Monitor Turn-On Time	t <sub>MON</sub>		_	2		μs

#### Table 4.3. Reset and Supply Monitor

# 4.1.4 Flash Memory

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Write Time <sup>1 ,2</sup>	t <sub>WRITE</sub>	One Byte,	19	20	21	μs
		F <sub>SYSCLK</sub> = 24.5 MHz				
Erase Time <sup>1 ,2</sup>	t <sub>ERASE</sub>	One Page,	5.2	5.35	5.5	ms
		F <sub>SYSCLK</sub> = 24.5 MHz				
V <sub>DD</sub> Voltage During Programming <sup>3</sup>	V <sub>PROG</sub>		2.2	—	3.6	V
Endurance (Write/Erase Cycles)	N <sub>WE</sub>		20k	100k		Cycles

## Table 4.4. Flash Memory

Note:

1. Does not include sequencing time before and after the write/erase operation, which may be multiple SYSCLK cycles.

2. The internal High-Frequency Oscillator 0 has a programmable output frequency, which is factory programmed to 24.5 MHz. If user firmware adjusts the oscillator speed, it must be between 22 and 25 MHz during any flash write or erase operation. It is recommended to write the HFO0CAL register back to its reset value when writing or erasing flash.

3. Flash can be safely programmed at any voltage above the supply monitor threshold (V<sub>VDDM</sub>).

4. Data Retention Information is published in the Quarterly Quality and Reliability Report.

### 4.1.5 Power Management Timing

### Table 4.5. Power Management Timing

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Idle Mode Wake-up Time	t <sub>IDLEWK</sub>		2	_	3	SYSCLKs
Suspend Mode Wake-up Time	t <sub>SUS-</sub>	SYSCLK = HFOSC0	_	170	_	ns
	PENDWK	CLKDIV = 0x00				
Snooze Mode Wake-up Time	t <sub>SLEEPWK</sub>	SYSCLK = HFOSC0	—	12	—	μs
		CLKDIV = 0x00				

# 4.1.11 Temperature Sensor

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Offset	V <sub>OFF</sub>	T <sub>A</sub> = 0 °C	-	TBD	_	mV
Offset Error <sup>1</sup>	E <sub>OFF</sub>	T <sub>A</sub> = 0 °C	_	TBD	_	mV
Slope	М		_	TBD		mV/°C
Slope Error <sup>1</sup>	E <sub>M</sub>		-	TBD	_	µV/°C
Linearity			-	TBD	_	°C
Turn-on Time			_	TBD		μs
Note:			i			
1. Represents one stan	idard deviation from th	e mean.				

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
30	P0.3	Multifunction I/O	Yes	P0MAT.3	XTAL2
				EXTCLK	
				INT0.3	
				INT1.3	
				CLU0B.9	
				CLU2B.10	
				CLU3A.9	
31	P0.2	Multifunction I/O	Yes	P0MAT.2	XTAL1
				INT0.2	ADC0.1
				INT1.2	CMP0P.1
				CLU0OUT	CMP0N.1
				CLU0A.9	
				CLU2B.8	
				CLU3A.8	
32	P0.1	Multifunction I/O	Yes	P0MAT.1	ADC0.0
				INT0.1	CMP0P.0
				INT1.1	CMP0N.0
				CLU0B.8	AGND
				CLU2A.9	
				CLU3B.9	




Figure 6.4. EFM8BB3x-QSOP24 Pinout

Table 6.4.	Pin Definitions	for EFM8BB3x-QSOP24
------------	-----------------	---------------------

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
1	P0.3	Multifunction I/O	Yes	P0MAT.3	XTAL2
				EXTCLK	
				INT0.3	
				INT1.3	
				CLU0B.9	
				CLU2B.10	
				CLU3A.9	

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
24	P0.4	Multifunction I/O	Yes	P0MAT.4	ADC0.2
				INT0.4	CMP0P.2
				INT1.4	CMP0N.2
				UART0_TX	
				CLU0A.10	
				CLU1A.8	

Dimension	Min	Тур	Мах			
Note:						
1. All dimensions shown are in millimeters (mm) unless otherwise noted.						
2. Dimensioning and Tolera	2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.					
3. This drawing conforms to	3. This drawing conforms to JEDEC Solid State Outline MO-220.					
	ow profile is per the JEDEC/IPC J-ST		ly Components.			

## 7.2 QFN32 PCB Land Pattern




Figure 7.2. QFN32 PCB Land Pattern Drawing

Table 7.2. Q	FN32 PCB Land Pattern Dimensions
--------------	----------------------------------

Dimension	Min	Мах
C1	—	4.00
C2	—	4.00
X1	—	0.2
X2	—	2.8
Y1	—	0.75
Y2	—	2.8
e	_	0.4

#### 8.2 QFP32 PCB Land Pattern




Figure 8.2. QFP32 PCB Land Pattern Drawing

Table 8.2.	QFP32 PCB La	and Pattern	Dimensions
------------	--------------	-------------	------------

Dimension	Min	Мах	
C1	8.40	8.50	
C2	8.40	8.50	
E	0.80 BSC		
X1	0.55		
Y1	1.5		

#### Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. This Land Pattern Design is based on the IPC-7351 guidelines.

3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.

4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.

5. The stencil thickness should be 0.125 mm (5 mils).

6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.

7. A No-Clean, Type-3 solder paste is recommended.

8. The recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.

Dimension	Min	Тур	Мах
е		0.40 BSC	
e1		0.45 BSC	
J	1.60	1.70	1.80
К	1.60	1.70	1.80
L	0.35	0.40	0.45
L1	0.25	0.30	0.35
ааа	_	0.10	—
bbb	_	0.10	_
ссс	_	0.08	_
ddd	_	0.1	_
eee	_	0.1	_

# Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to JEDEC Solid State Outline MO-248 but includes custom features which are toleranced per supplier designation.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

Dimension	Min	Max		
Note:				
1. All dimensions shown are in millimeters	(mm) unless otherwise noted.			
2. Dimensioning and Tolerancing is per the	ANSI Y14.5M-1994 specification.			
3. This Land Pattern Design is based on th	e IPC-SM-782 guidelines.			
4. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μm minimum, all the way around the pad.				
5. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.				
6. The stencil thickness should be 0.125 mm (5 mils).				
7. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.				
8. A 2 x 1 array of 1.20 mm x 0.95 mm openings on a 1.15 mm pitch should be used for the center pad.				
9. A No-Clean, Type-3 solder paste is reco	mmended.			

10. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

# 9.3 QFN24 Package Marking




Figure 9.3. QFN24 Package Marking

The package marking consists of:

- PPPPPPP The part number designation.
- TTTTTT A trace or manufacturing code.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.
- # The device revision (A, B, etc.).

Dimension	Min	Тур	Мах
ааа		0.20	
bbb		0.18	
ссс		0.10	
ddd		0.10	

Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to JEDEC outline MO-137, variation AE.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

#### 10.2 QSOP24 PCB Land Pattern




Figure 10.2. QSOP24 PCB Land Pattern Drawing

Table 10.2.	<b>QSOP24 PCB Land Pattern Dimensions</b>
-------------	---

Dimension	Min	Мах										
С	5.20	5.30										
E	0.635 BSC											
X	0.30	0.40										
Y	1.50	1.60										

## Note:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. This land pattern design is based on the IPC-7351 guidelines.

3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.

4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.

5. The stencil thickness should be 0.125 mm (5 mils).

6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.

7. A No-Clean, Type-3 solder paste is recommended.

8. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

	6.3 EFM8BB3x-QFN24 Pin Definitions										.40
	6.4 EFM8BB3x-QSOP24 Pin Definitions										.45
7.	QFN32 Package Specifications.										50
	7.1 QFN32 Package Dimensions										.50
	7.2 QFN32 PCB Land Pattern										.52
	7.3 QFN32 Package Marking										.53
8.	QFP32 Package Specifications.										54
	8.1 QFP32 Package Dimensions										.54
	8.2 QFP32 PCB Land Pattern										.56
	8.3 QFP32 Package Marking										.57
9.	QFN24 Package Specifications.										58
	9.1 QFN24 Package Dimensions										.58
	9.2 QFN24 PCB Land Pattern										.60
	9.3 QFN24 Package Marking								•		.61
10.	). QSOP24 Package Specifications										62
	10.1 QSOP24 Package Dimensions										.62
	10.2 QSOP24 PCB Land Pattern										.64
	10.3 QSOP24 Package Marking								•		.65
11.	I.Revision History. .........										66
	11.1 Revision 0.1										.66
	11.2 Revision 0.2										.66
Tab	able of Contents										67