

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Discontinued at Digi-Key
Core Processor	CIP-51 8051
Core Size	8-Bit
Speed	50MHz
Connectivity	I ² C, SMBus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	28
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2.25K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 3.6V
Data Converters	A/D 20x10/12b SAR; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-TQFP
Supplier Device Package	32-QFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm8bb31f32g-a-qfp32

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

EFM8BB3 Data Sheet Ordering Information

Ordering Part Number	Flash Memory (kB)	RAM (Bytes)	Digital Port I/Os (Total)	Number of DACs	ADC0 Channels	Comparator 0 Inputs	Comparator 1 Inputs	Pb-free (RoHS Compliant)	Temperature Range	Package
EFM8BB31F64G-A-QSOP24	64	4352	21	4	13	6	7	Yes	-40 to +85 °C	QSOP24
EFM8BB31F32G-A-QFN32	32	2304	29	2	20	10	9	Yes	-40 to +85 °C	QFN32
EFM8BB31F32G-A-QFP32	32	2304	28	2	20	10	9	Yes	-40 to +85 °C	QFP32
EFM8BB31F32G-A-QFN24	32	2304	20	2	12	6	6	Yes	-40 to +85 °C	QFN24
EFM8BB31F32G-A-QSOP24	32	2304	21	2	13	6	7	Yes	-40 to +85 °C	QSOP24
EFM8BB31F16G-A-QFN32	16	2304	29	2	20	10	9	Yes	-40 to +85 °C	QFN32
EFM8BB31F16G-A-QFP32	16	2304	28	2	20	10	9	Yes	-40 to +85 °C	QFP32
EFM8BB31F16G-A-QSOP24	16	2304	21	2	13	6	7	Yes	-40 to +85 °C	QSOP24

Low Current Comparators (CMP0, CMP1)

An analog comparator is used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. External input connections to device I/O pins and internal connections are available through separate multiplexers on the positive and negative inputs. Hysteresis, response time, and current consumption may be programmed to suit the specific needs of the application.

The comparator includes the following features:

- · Up to 10 (CMP0) or 9 (CMP1) external positive inputs
- · Up to 10 (CMP0) or 9 (CMP1) external negative inputs
- · Additional input options:
 - Internal connection to LDO output
 - Direct connection to GND
 - Direct connection to VDD
 - · Dedicated 6-bit reference DAC
- Synchronous and asynchronous outputs can be routed to pins via crossbar
- Programmable hysteresis between 0 and ±20 mV
- · Programmable response time
- · Interrupts generated on rising, falling, or both edges
- · PWM output kill feature

3.8 Reset Sources

Reset circuitry allows the controller to be easily placed in a predefined default condition. On entry to this reset state, the following occur:

- The core halts program execution.
- · Module registers are initialized to their defined reset values unless the bits reset only with a power-on reset.
- External port pins are forced to a known state.
- Interrupts and timers are disabled.

All registers are reset to the predefined values noted in the register descriptions unless the bits only reset with a power-on reset. The contents of RAM are unaffected during a reset; any previously stored data is preserved as long as power is not lost. By default, the Port I/O latches are reset to 1 in open-drain mode, with weak pullups enabled during and after the reset. Optionally, firmware may configure the port I/O, DAC outputs, and precision reference to maintain state through system resets other than power-on resets. For Supply Monitor and power-on resets, the RSTb pin is driven low until the device exits the reset state. On exit from the reset state, the program counter (PC) is reset, and the system clock defaults to an internal oscillator. The Watchdog Timer is enabled, and program execution begins at location 0x0000.

Reset sources on the device include the following:

- Power-on reset
- · External reset pin
- · Comparator reset
- Software-triggered reset
- Supply monitor reset (monitors VDD supply)
- · Watchdog timer reset
- · Missing clock detector reset
- Flash error reset

3.9 Debugging

The EFM8BB3 devices include an on-chip Silicon Labs 2-Wire (C2) debug interface to allow flash programming and in-system debugging with the production part installed in the end application. The C2 interface uses a clock signal (C2CK) and a bi-directional C2 data signal (C2D) to transfer information between the device and a host system. See the C2 Interface Specification for details on the C2 protocol.

4.1.2 Power Consumption

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Digital Core Supply Current						
Normal Mode-Full speed with code executing from flash	I _{DD}	F _{SYSCLK} = 49 MHz ²	_	TBD	TBD	mA
executing from liash		F _{SYSCLK} = 24.5 MHz ²		4.5	TBD	mA
		F _{SYSCLK} = 1.53 MHz ²	_	615	TBD	μA
		F _{SYSCLK} = 80 kHz ³		155	TBD	μA
Idle Mode-Core halted with periph-	I _{DD}	F _{SYSCLK} = 49 MHz ²		TBD	TBD	mA
erals running		F _{SYSCLK} = 24.5 MHz ²		2.8	TBD	mA
		F _{SYSCLK} = 1.53 MHz ²	_	455	TBD	μA
		F _{SYSCLK} = 80 kHz ³		145	TBD	μA
Suspend Mode-Core halted and	I _{DD}	LFO Running		125	TBD	μA
igh frequency clocks stopped, Supply monitor off.		LFO Stopped	_	120	TBD	μA
Snooze Mode-Core halted and	I _{DD}	LFO Running	_	26	TBD	μA
high frequency clocks stopped. Regulator in low-power state, Sup- ply monitor off.		LFO Stopped	_	21	TBD	μA
Stop Mode—Core halted and all clocks stopped,Internal LDO On, Supply monitor off.	I _{DD}		-	120	TBD	μA
Shutdown Mode—Core halted and all clocks stopped,Internal LDO Off, Supply monitor off.	I _{DD}		-	0.2	_	μA
Analog Peripheral Supply Currents						
High-Frequency Oscillator 0	I _{HFOSC0}	Operating at 24.5 MHz, T _A = 25 °C	-	55	_	μA
High-Frequency Oscillator 1	I _{HFOSC1}	Operating at 49 MHz,		TBD		μA
		T _A = 25 °C				
Low-Frequency Oscillator	I _{LFOSC}	Operating at 80 kHz,		5	_	μA
		T _A = 25 °C				
ADC0 ⁴	I _{ADC}	TBD		TBD	TBD	μA
nternal ADC0 Reference ⁵	I _{VREFFS}	Normal Power Mode	_	680	TBD	μA
		Low Power Mode		160	TBD	μA
On-chip Precision Reference	I _{VREFP}		—	75	_	μA
Temperature Sensor	I _{TSENSE}		—	75	120	μA
Digital-to-Analog Converters (DAC0, DAC1) ⁶	I _{DAC}		-	125	-	μA

Table 4.2. Power Consumption

4.1.8 Crystal Oscillator

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Crystal Frequency	f _{XTAL}		0.02	_	25	MHz
Crystal Drive Current	I _{XTAL}	XFCN = 0	_	0.5	_	μA
		XFCN = 1	_	1.5	—	μA
		XFCN = 2	_	4.8	—	μA
		XFCN = 3	_	14	_	μA
		XFCN = 4	_	40	—	μA
		XFCN = 5	_	120	_	μA
		XFCN = 6	_	550	—	μA
		XFCN = 7	_	2.6	-	mA

Table 4.8. Crystal Oscillator

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Offset Temperature Coefficient	TC _{OFF}		—	TBD	_	LSB/°C
lope Error	E _M	12 Bit Mode	_	TBD	TBD	%
		10 Bit Mode	—	TBD	—	%
Dynamic Performance 10 kHz Sine	Wave Input	1 dB below full scale, Max throughput	t, using AGN	D pin		
Signal-to-Noise	SNR	12 Bit Mode	_	TBD	_	dB
		10 Bit Mode	—	TBD	_	dB
Signal-to-Noise Plus Distortion	SNDR	12 Bit Mode	TBD	TBD	_	dB
		10 Bit Mode	_	TBD	_	dB
Total Harmonic Distortion (Up to	THD	12 Bit Mode	—	TBD	_	dB
5th Harmonic)		10 Bit Mode	_	TBD	_	dB
Spurious-Free Dynamic Range	SFDR	12 Bit Mode	_	TBD	_	dB
		10 Bit Mode	_	TBD	_	dB

Note:

1. Conversion Time does not include Tracking Time. Total Conversion Time is:

Total Conversion Time = [RPT × (ADTK + NUMBITS + 1) × T(SARCLK)] + (T(ADCCLK) × 4)

where RPT is the number of conversions represented by the ADRPT field and ADCCLK is the clock selected for the ADC.

2. Absolute input pin voltage is limited by the V_{IO} supply.

4.1.12 DACs

Table	4.12.	DACs
-------	-------	------

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Resolution	N _{bits}			12		Bits
Throughput Rate	f _S		_		200	ksps
Integral Nonlinearity	INL		TBD	±0.5	TBD	LSB
Differential Nonlinearity	DNL		TBD	±5	TBD	LSB
Output Noise	$VREF = 2.4 V$ $f_{S} = 0.1$ $Hz to 300$ kHz		_	110	_	μV _{RMS}
Slew Rate	SLEW		—	±1	_	V/µs
Output Settling Time to 1 LSB	t SETTLE	V _{OUT} change between 25% and 75% Full Scale	_	2.6	5	μs
Power-on Time	t _{PWR}		—	_	10	μs
Voltage Reference Range	V _{REF}		1.15		V _{DD}	V
Power Supply Rejection Ratio	PSRR	DC, V _{OUT} = 50% Full Scale	—	110	_	dB
		1 kHz, V _{OUT} = 50% Full Scale	—	60	_	dB
Total Harmonic Distortion	THD	V _{OUT} = 10 kHz sine wave, 10% to 90%	60			dB
Offset Error	E _{OFF}	VREF = 2.4 V	TBD	±0.5	TBD	LSB
Offset Temperature Coefficient	TC _{OFF}		_	TBD	_	ppm/°C
Full-Scale Error	E _{FS}	VREF = 2.4 V	TBD	±5	TBD	LSB
Full-Scale Error Tempco	TC _{FS}		_	TBD	_	ppm/°C
External Load Impedance	R _{LOAD}		2		_	kΩ
External Load Capacitance	C _{LOAD}		TBD		100	pF
Load Regulation		V _{OUT} = 50% Full Scale	_	100	TBD	µV/mA
		I _{OUT} = -2 to 2 mA				

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Negative Hysteresis	HYS _{CP-}	CPHYN = 00	_	-1.5	—	mV
Mode 3 (CPMD = 11)		CPHYN = 01	—	-4	—	mV
		CPHYN = 10	_	-8	—	mV
		CPHYN = 11	—	-16	—	mV
Input Range (CP+ or CP-)	V _{IN}		-0.25	_	V _{IO} +0.25	V
Input Pin Capacitance	C _{CP}		—	7.5	—	pF
Internal Reference DAC Resolution	N _{bits}			6		bits
Common-Mode Rejection Ratio	CMRR _{CP}		_	70	_	dB
Power Supply Rejection Ratio	PSRR _{CP}		_	72	—	dB
Input Offset Voltage	V _{OFF}	T _A = 25 °C	-10	0	10	mV
Input Offset Tempco	TC _{OFF}		_	3.5	—	μV/°

4.1.14 Configurable Logic

Table 4.14. Configurable Logic

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Propagation Delay	t _{DLY}	Through single CLU	TBD	_	TBD	ns
Clocking Frequency	F _{CLK}	1 or 2 CLUs Cascaded	—	—	73.5	MHz
		3 or 4 CLUs Cascaded			36.75	MHz

4.2 Thermal Conditions

Table 4.16. Thermal Conditions

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Thermal Resistance	θ _{JA}	QFN24 Packages	_	TBD	_	°C/W
		QFN32 Packages	_	TBD	—	°C/W
		QFP32 Packages	_	80	_	°C/W
		QSOP24 Packages		65	_	°C/W
Note: 1. Thermal resistance ass	umes a multi-layer	PCB with any exposed pad soldered t	o a PCB pad			1

4.3 Absolute Maximum Ratings

Stresses above those listed in Table 4.17 Absolute Maximum Ratings on page 27 may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. For more information on the available quality and reliability data, see the Quality and Reliability Monitor Report at http://www.silabs.com/support/quality/pages/default.aspx.

Table 4.17.	Absolute	Maximum	Ratings
-------------	----------	---------	---------

Parameter	Symbol	Test Condition	Min	Max	Unit
Ambient Temperature Under Bias	T _{BIAS}		-55	125	°C
Storage Temperature	T _{STG}		-65	150	°C
Voltage on VDD	V _{DD}		GND-0.3	4.2	V
Voltage on VIO ²	V _{IO}		GND-0.3	V _{DD} +0.3	V
Voltage on I/O pins or RSTb, excluding	V _{IN}	V _{IO} > TBD V	GND-0.3	TBD	V
P2.0-P2.3 (QFN24 and QSOP24) or P3.0-P3.3 (QFN32 and QFP32)		V _{IO} < TBD V	GND-0.3	TBD	V
Voltage on P2.0-P2.3 (QFN24 and QSOP24) or P3.0-P3.3 (QFN32 and QFP32)	V _{IN}		GND-0.3	V _{DD} +0.3	V
Total Current Sunk into Supply Pin	I _{VDD}		_	400	mA
Total Current Sourced out of Ground Pin	I _{GND}		400	_	mA
Current Sourced or Sunk by any I/O Pin or RSTb	I _{IO}		-100	100	mA
		1	I	1	

Note:

1. Exposure to maximum rating conditions for extended periods may affect device reliability.

2. In certain package configurations, the VIO and VDD supplies are bonded to the same pin.

5.2 Debug

The diagram below shows a typical connection diagram for the debug connections pins. The pin sharing resistors are only required if the functionality on the C2D (a GPIO pin) and the C2CK (RSTb) is routed to external circuitry. For example, if the RSTb pin is connected to an external switch with debouncing filter or if the GPIO sharing with the C2D pin is connected to an external circuit, the pin sharing resistors and connections to the debug adapter must be placed on the hardware. Otherwise, these components and connections can be omitted.

For more information on debug connections, see the example schematics and information available in AN127: "Pin Sharing Techniques for the C2 Interface." Application notes can be found on the Silicon Labs website (http://www.silabs.com/8bit-appnotes) or in Simplicity Studio.




Figure 5.2. Debug Connection Diagram

5.3 Other Connections

Other components or connections may be required to meet the system-level requirements. Application Note AN203: "8-bit MCU Printed Circuit Board Design Notes" contains detailed information on these connections. Application Notes can be accessed on the Silicon Labs website (www.silabs.com/8bit-appnotes).

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
15	P2.2	Multifunction I/O	Yes	P2MAT.2	ADC0.15
				CLU2OUT	CMP1P.4
				CLU1A.15	CMP1N.4
				CLU2B.14	
				CLU3A.14	
16	P2.1	Multifunction I/O	Yes	P2MAT.1	ADC0.14
				I2C0_SCL	CMP1P.3
				CLU1B.14	CMP1N.3
				CLU2A.15	
				CLU3B.15	
17	P2.0	Multifunction I/O	Yes	P2MAT.0	CMP1P.2
				I2C0_SDA	CMP1N.2
				CLU1A.14	
				CLU2A.14	
				CLU3B.14	
18	P1.7	Multifunction I/O	Yes	P1MAT.7	ADC0.13
				CLU0B.15	CMP0P.9
				CLU1B.13	CMP0N.9
				CLU2A.13	
19	P1.6	Multifunction I/O	Yes	P1MAT.6	ADC0.12
				CLU0A.15	
				CLU1B.12	
				CLU2A.12	
20	P1.5	Multifunction I/O	Yes	P1MAT.5	ADC0.11
				CLU0B.14	
				CLU1A.13	
				CLU2B.13	
				CLU3B.11	
21	P1.4	Multifunction I/O	Yes	P1MAT.4	ADC0.10
				CLU0A.14	
				CLU1A.12	
				CLU2B.12	
				CLU3B.10	




Figure 6.2. EFM8BB3x-QFP32 Pinout

Table 6.2.	Pin Definitions	for EFM8BB3x-QFP32
------------	------------------------	--------------------

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
1	P0.0	Multifunction I/O	Yes	P0MAT.0	VREF
				INT0.0	
				INT1.0	
				CLU0A.8	
				CLU2A.8	
				CLU3B.8	
2	GND	Ground			
3	VIO	I/O Supply Power Input			
4	VDD	Supply Power Input			
5	RSTb /	Active-low Reset /			
	C2CK	C2 Debug Clock			

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
25	P1.0	Multifunction I/O	Yes	P1MAT.0	ADC0.6
				CLU1OUT	CMP0P.6
				CLU0A.12	CMP0N.6
				CLU1A.10	CMP1P.1
				CLU2A.10	CMP1N.1
26	P0.7	Multifunction I/O	Yes	P0MAT.7	ADC0.5
				INT0.7	CMP0P.5
				INT1.7	CMP0N.5
				CLU0B.11	CMP1P.0
				CLU1B.9	CMP1N.0
				CLU3A.11	
27	P0.6	Multifunction I/O	Yes	P0MAT.6	ADC0.4
				CNVSTR	CMP0P.4
				INT0.6	CMP0N.4
				INT1.6	
				CLU0A.11	
				CLU1B.8	
				CLU3A.10	
28	P0.5	Multifunction I/O	Yes	P0MAT.5	ADC0.3
				INT0.5	CMP0P.3
				INT1.5	CMP0N.3
				UART0_RX	
				CLU0B.10	
				CLU1A.9	
29	P0.4	Multifunction I/O	Yes	P0MAT.4	ADC0.2
				INT0.4	CMP0P.2
				INT1.4	CMP0N.2
				UART0_TX	
				CLU0A.10	
				CLU1A.8	

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
19	P0.7	Multifunction I/O	Yes	P0MAT.7	ADC0.5
				INT0.7	CMP0P.5
				INT1.7	CMP0N.5
				CLU1OUT	CMP1P.1
				CLU0B.11	CMP1N.1
				CLU1B.9	
				CLU3A.11	
20	P0.6	Multifunction I/O	Yes	P0MAT.6	ADC0.4
				CNVSTR	CMP0P.4
				INT0.6	CMP0N.4
				INT1.6	CMP1P.0
				CLU0A.11	CMP1N.0
				CLU1B.8	
				CLU3A.10	
21	P0.5	Multifunction I/O	Yes	P0MAT.5	ADC0.3
				INT0.5	CMP0P.3
				INT1.5	CMP0N.3
				UART0_RX	
				CLU0B.10	
				CLU1A.9	
22	P0.4	Multifunction I/O	Yes	P0MAT.4	ADC0.2
				INT0.4	CMP0P.2
				INT1.4	CMP0N.2
				UART0_TX	
				CLU0A.10	
				CLU1A.8	
23	P0.3	Multifunction I/O	Yes	P0MAT.3	XTAL2
				EXTCLK	
				INT0.3	
				INT1.3	
				CLU0B.9	
				CLU2B.10	
				CLU3A.9	

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
24	P0.2	Multifunction I/O	Yes	P0MAT.2	XTAL1
				INT0.2	ADC0.1
				INT1.2	CMP0P.1
				CLU0OUT	CMP0N.1
				CLU0A.9	
				CLU2B.8	
				CLU3A.8	
Center	GND	Ground			




Figure 6.4. EFM8BB3x-QSOP24 Pinout

Table 6.4.	Pin Definitions	for EFM8BB3x-QSOP24
------------	-----------------	---------------------

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
1	P0.3	Multifunction I/O	Yes	P0MAT.3	XTAL2
				EXTCLK	
				INT0.3	
				INT1.3	
				CLU0B.9	
				CLU2B.10	
				CLU3A.9	

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
11	P2.1	Multifunction I/O	Yes	P2MAT.1	DAC1
				CLU1B.14	
				CLU2A.15	
				CLU3B.15	
12	P2.0	Multifunction I/O	Yes	P2MAT.0	DAC0
				CLU1A.14	
				CLU2A.14	
				CLU3B.14	
13	P1.7	Multifunction I/O	Yes	P1MAT.7	ADC0.12
				CLU0B.15	CMP1P.6
				CLU1B.13	CMP1N.6
				CLU2A.13	
14	P1.6	Multifunction I/O	Yes	P1MAT.6	ADC0.11
				CLU3OUT	CMP1P.5
				CLU0A.15	CMP1N.5
				CLU1B.12	
				CLU2A.12	
15	P1.5	Multifunction I/O	Yes	P1MAT.5	ADC0.10
				CLU2OUT	CMP1P.4
				CLU0B.14	CMP1N.4
				CLU1A.13	
				CLU2B.13	
				CLU3B.11	
16	P1.4	Multifunction I/O	Yes	P1MAT.4	ADC0.9
				I2C0_SCL	CMP1P.3
				CLU0A.14	CMP1N.3
				CLU1A.12	
				CLU2B.12	
				CLU3B.10	
17	P1.3	Multifunction I/O	Yes	P1MAT.3	CMP1P.2
				I2C0_SDA	CMP1N.2
				CLU0B.13	
				CLU1B.11	
				CLU2B.11	
				CLU3A.13	

Dimension	Min	Тур	Мах		
Note:					
1. All dimensions shown ar	1. All dimensions shown are in millimeters (mm) unless otherwise noted.				
2. Dimensioning and Tolera	2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.				
3. This drawing conforms to JEDEC Solid State Outline MO-220.					
, i i i i i i i i i i i i i i i i i i i	ow profile is per the JEDEC/IPC J-ST		ly Components.		

Dimension	Min	Тур	Мах
ааа		0.20	
bbb		0.20	
ссс	0.10		
ddd	0.20		
theta	0°	3.5°	7°
Note:	1		1

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to JEDEC outline MS-026.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

9.2 QFN24 PCB Land Pattern




Figure 9.2. QFN24 PCB Land Pattern Drawing

Table 9.2. QFN24 PCB Land Pattern Dimensions

Dimension	Min	Мах	
C1	3.	00	
C2	3.	00	
е	0.4	REF	
X1	0.20		
X2	1.80		
Y1	0.80		
Y2	1.80		
Y3	0.4		
f	2.50 REF		
С	0.25	0.35	

	6.3 EFM8BB3x-QFN24 Pin Definitions										.40
	6.4 EFM8BB3x-QSOP24 Pin Definitions										.45
7.	QFN32 Package Specifications.										50
	7.1 QFN32 Package Dimensions										.50
	7.2 QFN32 PCB Land Pattern										.52
	7.3 QFN32 Package Marking										.53
8.	QFP32 Package Specifications.										54
	8.1 QFP32 Package Dimensions										.54
	8.2 QFP32 PCB Land Pattern										.56
	8.3 QFP32 Package Marking										.57
9.	QFN24 Package Specifications.										58
	9.1 QFN24 Package Dimensions										.58
	9.2 QFN24 PCB Land Pattern										.60
	9.3 QFN24 Package Marking								•		.61
10.). QSOP24 Package Specifications										62
	10.1 QSOP24 Package Dimensions										.62
	10.2 QSOP24 PCB Land Pattern										.64
	10.3 QSOP24 Package Marking								•		.65
11.	I.Revision History.										66
	11.1 Revision 0.1										.66
	11.2 Revision 0.2										.66
Tab	able of Contents										67