

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Discontinued at Digi-Key
Core Processor	CIP-51 8051
Core Size	8-Bit
Speed	50MHz
Connectivity	I ² C, SMBus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	29
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4.25K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 3.6V
Data Converters	A/D 20x10/12b SAR; D/A 4x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-UFQFN Exposed Pad
Supplier Device Package	32-QFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm8bb31f64g-a-qfn32

1. Feature List

The EFM8BB3 device family are fully integrated, mixed-signal system-on-a-chip MCUs. Highlighted features are listed below.

- · Core:
 - Pipelined CIP-51 Core
 - · Fully compatible with standard 8051 instruction set
 - 70% of instructions execute in 1-2 clock cycles
 - · 50 MHz maximum operating frequency
- · Memory:
 - Up to 64 kB flash memory (63 kB user-accessible), in-system re-programmable from firmware in 512-byte sectors
 - Up to 4352 bytes RAM (including 256 bytes standard 8051 RAM and 4096 bytes on-chip XRAM)
- · Power:
 - · Internal LDO regulator for CPU core voltage
 - · Power-on reset circuit and brownout detectors
- I/O: Up to 29 total multifunction I/O pins:
 - · Up to 25 pins 5 V tolerant under bias
 - · Selectable state retention through reset events
 - · Flexible peripheral crossbar for peripheral routing
 - 5 mA source, 12.5 mA sink allows direct drive of LEDs
- · Clock Sources:
 - Internal 49 MHz oscillator with accuracy of ±1.5%
 - Internal 24.5 MHz oscillator with ±2% accuracy
 - Internal 80 kHz low-frequency oscillator
 - · External CMOS clock option
 - · External crystal/RC/C Oscillator (up to 25 MHz)

- · Analog:
 - 12/10-Bit Analog-to-Digital Converter (ADC)
 - · Internal temperature sensor
 - 2 x 12-Bit Digital-to-Analog Converters (DAC)
 - 2 x Low-current analog comparators with adjustable reference
- · Communications and Digital Peripherals:
 - 2 x UART, up to 3 Mbaud
 - SPI™ Master / Slave, up to 12 Mbps
 - SMBus™/I2C™ Master / Slave, up to 400 kbps
 - I²C High-Speed Slave, up to 3.4 Mbps
 - 16-bit CRC unit, supporting automatic CRC of flash at 256byte boundaries
 - · 4 Configurable Logic Units
- · Timers/Counters and PWM:
 - 6-channel programmable counter array (PCA) supporting PWM, capture/compare, and frequency output modes
 - 6 x 16-bit general-purpose timers
 - Independent watchdog timer, clocked from the low frequency oscillator
- · On-Chip, Non-Intrusive Debugging
 - · Full memory and register inspection
 - · Four hardware breakpoints, single-stepping

With on-chip power-on reset, voltage supply monitor, watchdog timer, and clock oscillator, the EFM8BB3 devices are truly standalone system-on-a-chip solutions. The flash memory is reprogrammable in-circuit, providing nonvolatile data storage and allowing field upgrades of the firmware. The on-chip debugging interface (C2) allows non-intrusive (uses no on-chip resources), full speed, in-circuit debugging using the production MCU installed in the final application. This debug logic supports inspection and modification of memory and registers, setting breakpoints, single stepping, and run and halt commands. All analog and digital peripherals are fully functional while debugging. Device operation is specified from 2.2 V up to a 3.6 V supply. Devices are AEC-Q100 qualified (pending) and available in 4x4 mm 32-pin QFN, 3x3 mm 24-pin QFN, 32-pin QFP, or 24-pin QSOP packages. All package options are lead-free and RoHS compliant.

Timers (Timer 0, Timer 1, Timer 2, Timer 3, Timer 4, and Timer 5)

Several counter/timers are included in the device: two are 16-bit counter/timers compatible with those found in the standard 8051, and the rest are 16-bit auto-reload timers for timing peripherals or for general purpose use. These timers can be used to measure time intervals, count external events and generate periodic interrupt requests. Timer 0 and Timer 1 are nearly identical and have four primary modes of operation. The other timers offer both 16-bit and split 8-bit timer functionality with auto-reload and capture capabilities.

Timer 0 and Timer 1 include the following features:

- Standard 8051 timers, supporting backwards-compatibility with firmware and hardware.
- · Clock sources include SYSCLK, SYSCLK divided by 12, 4, or 48, the External Clock divided by 8, or an external pin.
- · 8-bit auto-reload counter/timer mode
- · 13-bit counter/timer mode
- · 16-bit counter/timer mode
- Dual 8-bit counter/timer mode (Timer 0)

Timer 2, Timer 3, Timer 4, and Timer 5 are 16-bit timers including the following features:

- Clock sources for all timers include SYSCLK, SYSCLK divided by 12, or the External Clock divided by 8
- LFOSC0 divided by 8 may be used to clock Timer 3 and Timer 4 in active or suspend/snooze power modes
- Timer 4 is a low-power wake source, and can be chained together with Timer 3
- · 16-bit auto-reload timer mode
- Dual 8-bit auto-reload timer mode
- · External pin capture
- · LFOSC0 capture
- · Comparator 0 capture
- · Configurable Logic output capture

Watchdog Timer (WDT0)

The device includes a programmable watchdog timer (WDT) running off the low-frequency oscillator. A WDT overflow forces the MCU into the reset state. To prevent the reset, the WDT must be restarted by application software before overflow. If the system experiences a software or hardware malfunction preventing the software from restarting the WDT, the WDT overflows and causes a reset. Following a reset, the WDT is automatically enabled and running with the default maximum time interval. If needed, the WDT can be disabled by system software or locked on to prevent accidental disabling. Once locked, the WDT cannot be disabled until the next system reset. The state of the RST pin is unaffected by this reset.

The Watchdog Timer has the following features:

- Programmable timeout interval
- · Runs from the low-frequency oscillator
- · Lock-out feature to prevent any modification until a system reset

3.6 Communications and Other Digital Peripherals

Universal Asynchronous Receiver/Transmitter (UART0)

UART0 is an asynchronous, full duplex serial port offering modes 1 and 3 of the standard 8051 UART. Enhanced baud rate support allows a wide range of clock sources to generate standard baud rates. Received data buffering allows UART0 to start reception of a second incoming data byte before software has finished reading the previous data byte.

The UART module provides the following features:

- · Asynchronous transmissions and receptions
- · Baud rates up to SYSCLK/2 (transmit) or SYSCLK/8 (receive)
- 8- or 9-bit data
- · Automatic start and stop generation
- · Single-byte buffer on transmit and receive

Low Current Comparators (CMP0, CMP1)

An analog comparator is used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. External input connections to device I/O pins and internal connections are available through separate multiplexers on the positive and negative inputs. Hysteresis, response time, and current consumption may be programmed to suit the specific needs of the application.

The comparator includes the following features:

- Up to 10 (CMP0) or 9 (CMP1) external positive inputs
- Up to 10 (CMP0) or 9 (CMP1) external negative inputs
- Additional input options:
 - · Internal connection to LDO output
 - · Direct connection to GND
 - · Direct connection to VDD
 - · Dedicated 6-bit reference DAC
- Synchronous and asynchronous outputs can be routed to pins via crossbar
- Programmable hysteresis between 0 and ±20 mV
- Programmable response time
- · Interrupts generated on rising, falling, or both edges
- · PWM output kill feature

3.8 Reset Sources

Reset circuitry allows the controller to be easily placed in a predefined default condition. On entry to this reset state, the following occur:

- The core halts program execution.
- · Module registers are initialized to their defined reset values unless the bits reset only with a power-on reset.
- External port pins are forced to a known state.
- · Interrupts and timers are disabled.

All registers are reset to the predefined values noted in the register descriptions unless the bits only reset with a power-on reset. The contents of RAM are unaffected during a reset; any previously stored data is preserved as long as power is not lost. By default, the Port I/O latches are reset to 1 in open-drain mode, with weak pullups enabled during and after the reset. Optionally, firmware may configure the port I/O, DAC outputs, and precision reference to maintain state through system resets other than power-on resets. For Supply Monitor and power-on resets, the RSTb pin is driven low until the device exits the reset state. On exit from the reset state, the program counter (PC) is reset, and the system clock defaults to an internal oscillator. The Watchdog Timer is enabled, and program execution begins at location 0x0000.

Reset sources on the device include the following:

- Power-on reset
- · External reset pin
- · Comparator reset
- · Software-triggered reset
- · Supply monitor reset (monitors VDD supply)
- · Watchdog timer reset
- · Missing clock detector reset
- · Flash error reset

3.9 Debugging

The EFM8BB3 devices include an on-chip Silicon Labs 2-Wire (C2) debug interface to allow flash programming and in-system debugging with the production part installed in the end application. The C2 interface uses a clock signal (C2CK) and a bi-directional C2 data signal (C2D) to transfer information between the device and a host system. See the C2 Interface Specification for details on the C2 protocol.

4.1.11 Temperature Sensor

Table 4.11. Temperature Sensor

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Offset	V _{OFF}	T _A = 0 °C	_	TBD	_	mV
Offset Error ¹	E _{OFF}	T _A = 0 °C	_	TBD	_	mV
Slope	М		_	TBD	_	mV/°C
Slope Error ¹	E _M		_	TBD	_	μV/°C
Linearity			_	TBD	_	°C
Turn-on Time			_	TBD	_	μs

Note:

^{1.} Represents one standard deviation from the mean.

4.1.12 DACs

Table 4.12. DACs

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Resolution	N _{bits}			12		Bits
Throughput Rate	f _S		_	_	200	ksps
Integral Nonlinearity	INL		TBD	±0.5	TBD	LSB
Differential Nonlinearity	DNL		TBD	±5	TBD	LSB
Output Noise	VREF = 2.4 V f _S = 0.1 Hz to 300 kHz		_	110	_	μV _{RMS}
Slew Rate	SLEW		_	±1	_	V/µs
Output Settling Time to 1 LSB	tsettle	V _{OUT} change between 25% and 75% Full Scale	_	2.6	5	μs
Power-on Time	t _{PWR}		_	_	10	μs
Voltage Reference Range	V _{REF}		1.15	_	V_{DD}	V
Power Supply Rejection Ratio	PSRR	DC, V _{OUT} = 50% Full Scale	_	110	_	dB
		1 kHz, V _{OUT} = 50% Full Scale	_	60	_	dB
Total Harmonic Distortion	THD	V _{OUT} = 10 kHz sine wave, 10% to 90%	60	_	_	dB
Offset Error	E _{OFF}	VREF = 2.4 V	TBD	±0.5	TBD	LSB
Offset Temperature Coefficient	TC _{OFF}		_	TBD	_	ppm/°C
Full-Scale Error	E _{FS}	VREF = 2.4 V	TBD	±5	TBD	LSB
Full-Scale Error Tempco	TC _{FS}		_	TBD	_	ppm/°C
External Load Impedance	R _{LOAD}		2	_	_	kΩ
External Load Capacitance	C _{LOAD}		TBD	_	100	pF
Load Regulation		V _{OUT} = 50% Full Scale	_	100	TBD	μV/mA

4.1.15 Port I/O

Table 4.15. Port I/O

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Output High Voltage (High Drive)	V _{OH}	I_{OH} = -7 mA, $V_{IO} \ge 3.0 \text{ V}$	V _{IO} - 0.7	_	_	V
		I_{OH} = -3.3 mA, 2.2 V \leq V _{IO} $<$ 3.0 V	V _{IO} x 0.8	_	_	V
		I _{OH} = -1.8 mA, 1.71 V ≤ V _{IO} < 2.2 V				
Output Low Voltage (High Drive)	V _{OL}	I _{OL} = 13.5 mA, V _{IO} ≥ 3.0 V	_	_	0.6	V
		I_{OL} = 7 mA, 2.2 V ≤ V_{IO} < 3.0 V	_	_	V _{IO} x 0.2	V
		I_{OL} = 3.6 mA, 1.71 V \leq V _{IO} $<$ 2.2 V				
Output High Voltage (Low Drive)	V _{OH}	I _{OH} = -4.75 mA, V _{IO} ≥ 3.0 V	V _{IO} - 0.7	_	_	V
		I_{OH} = -2.25 mA, 2.2 V \leq V _{IO} $<$ 3.0 V	V _{IO} x 0.8	_	_	V
		I_{OH} = -1.2 mA, 1.71 V \leq V _{IO} $<$ 2.2 V				
Output Low Voltage (Low Drive)	V _{OL}	$I_{OL} = 6.5 \text{ mA}, V_{IO} \ge 3.0 \text{ V}$	_	_	0.6	V
		I_{OL} = 3.5 mA, 2.2 V ≤ V_{IO} < 3.0 V	_	_	V _{IO} x 0.2	V
		I_{OL} = 1.8 mA, 1.71 V \leq V _{IO} $<$ 2.2 V				
Input High Voltage	V _{IH}		0.7 x	_	_	V
			V _{IO}			
Input Low Voltage	V _{IL}		_	_	0.3 x	V
					V _{IO}	
Pin Capacitance	C _{IO}		_	7	_	pF
Weak Pull-Up Current	I _{PU}	V _{DD} = 3.6	-30	-20	-10	μΑ
(V _{IN} = 0 V)						
Input Leakage (Pullups off or Analog)	I _{LK}	GND < V _{IN} < V _{IO}	TBD	<u> </u>	TBD	μΑ
Input Leakage Current with V _{IN}	I _{LK}	V _{IO} < V _{IN} < V _{IO} +2.5 V	0	5	150	μΑ
above V _{IO}		Any pin except P3.0, P3.1, P3.2, or P3.3				_

6. Pin Definitions

6.1 EFM8BB3x-QFN32 Pin Definitions




Figure 6.1. EFM8BB3x-QFN32 Pinout

Table 6.1. Pin Definitions for EFM8BB3x-QFN32

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
1	P0.0	Multifunction I/O	Yes	P0MAT.0	VREF
				INT0.0	
				INT1.0	
				CLU0A.8	
				CLU2A.8	
				CLU3B.8	
2	VIO	I/O Supply Power Input			
3	VDD	Supply Power Input			
4	RSTb /	Active-low Reset /			
	C2CK	C2 Debug Clock			
5	P3.7 /	Multifunction I/O /			
	C2D	C2 Debug Data			
6	P3.4	Multifunction I/O			
7	P3.3	Multifunction I/O			DAC3
8	P3.2	Multifunction I/O			DAC2
9	P3.1	Multifunction I/O			DAC1
10	P3.0	Multifunction I/O			DAC0
11	P2.6	Multifunction I/O			ADC0.19
					CMP1P.8
					CMP1N.8
12	P2.5	Multifunction I/O		CLU3OUT	ADC0.18
					CMP1P.7
					CMP1N.7
13	P2.4	Multifunction I/O			ADC0.17
					CMP1P.6
					CMP1N.6
14	P2.3	Multifunction I/O	Yes	P2MAT.3	ADC0.16
				CLU1B.15	CMP1P.5
				CLU2B.15	CMP1N.5
				CLU3A.15	

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
15	P2.2	Multifunction I/O	Yes	P2MAT.2	ADC0.15
				CLU2OUT	CMP1P.4
				CLU1A.15	CMP1N.4
				CLU2B.14	
				CLU3A.14	
16	P2.1	Multifunction I/O	Yes	P2MAT.1	ADC0.14
				I2C0_SCL	CMP1P.3
				CLU1B.14	CMP1N.3
				CLU2A.15	
				CLU3B.15	
17	P2.0	Multifunction I/O	Yes	P2MAT.0	CMP1P.2
				I2C0_SDA	CMP1N.2
				CLU1A.14	
				CLU2A.14	
				CLU3B.14	
18	P1.7	Multifunction I/O	Yes	P1MAT.7	ADC0.13
				CLU0B.15	CMP0P.9
				CLU1B.13	CMP0N.9
				CLU2A.13	
19	P1.6	Multifunction I/O	Yes	P1MAT.6	ADC0.12
				CLU0A.15	
				CLU1B.12	
				CLU2A.12	
20	P1.5	Multifunction I/O	Yes	P1MAT.5	ADC0.11
				CLU0B.14	
				CLU1A.13	
				CLU2B.13	
				CLU3B.11	
21	P1.4	Multifunction I/O	Yes	P1MAT.4	ADC0.10
				CLU0A.14	
				CLU1A.12	
				CLU2B.12	
				CLU3B.10	

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
28	P0.5	Multifunction I/O	Yes	P0MAT.5	ADC0.3
				INT0.5	CMP0P.3
				INT1.5	CMP0N.3
				UART0_RX	
				CLU0B.10	
				CLU1A.9	
29	P0.4	Multifunction I/O	Yes	P0MAT.4	ADC0.2
				INT0.4	CMP0P.2
				INT1.4	CMP0N.2
				UART0_TX	
				CLU0A.10	
				CLU1A.8	
30	P0.3	Multifunction I/O	Yes	P0MAT.3	XTAL2
				EXTCLK	
				INT0.3	
				INT1.3	
				CLU0B.9	
				CLU2B.10	
				CLU3A.9	
31	P0.2	Multifunction I/O	Yes	P0MAT.2	XTAL1
				INT0.2	ADC0.1
				INT1.2	CMP0P.1
				CLU0OUT	CMP0N.1
				CLU0A.9	
				CLU2B.8	
				CLU3A.8	
32	P0.1	Multifunction I/O	Yes	P0MAT.1	ADC0.0
				INT0.1	CMP0P.0
				INT1.1	CMP0N.0
				CLU0B.8	AGND
				CLU2A.9	
				CLU3B.9	
Center	GND	Ground			

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
6	P3.7 /	Multifunction I/O /			
	C2D	C2 Debug Data			
7	P3.3	Multifunction I/O			DAC3
8	P3.2	Multifunction I/O			DAC2
9	P3.1	Multifunction I/O			DAC1
10	P3.0	Multifunction I/O			DAC0
11	P2.6	Multifunction I/O			ADC0.19
					CMP1P.8
					CMP1N.8
12	P2.5	Multifunction I/O		CLU3OUT	ADC0.18
					CMP1P.7
					CMP1N.7
13	P2.4	Multifunction I/O			ADC0.17
					CMP1P.6
					CMP1N.6
14	P2.3	Multifunction I/O	Yes	P2MAT.3	ADC0.16
				CLU1B.15	CMP1P.5
				CLU2B.15	CMP1N.5
				CLU3A.15	
15	P2.2	Multifunction I/O	Yes	P2MAT.2	ADC0.15
				CLU2OUT	CMP1P.4
				CLU1A.15	CMP1N.4
				CLU2B.14	
				CLU3A.14	
16	P2.1	Multifunction I/O	Yes	P2MAT.1	ADC0.14
				I2C0_SCL	CMP1P.3
				CLU1B.14	CMP1N.3
				CLU2A.15	
				CLU3B.15	
17	P2.0	Multifunction I/O	Yes	P2MAT.0	CMP1P.2
				I2C0_SDA	CMP1N.2
				CLU1A.14	
				CLU2A.14	
				CLU3B.14	

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
25	P1.0	Multifunction I/O	Yes	P1MAT.0	ADC0.6
				CLU1OUT	CMP0P.6
				CLU0A.12	CMP0N.6
				CLU1A.10	CMP1P.1
				CLU2A.10	CMP1N.1
26	P0.7	Multifunction I/O	Yes	P0MAT.7	ADC0.5
				INT0.7	CMP0P.5
				INT1.7	CMP0N.5
				CLU0B.11	CMP1P.0
				CLU1B.9	CMP1N.0
				CLU3A.11	
27	P0.6	Multifunction I/O	Yes	P0MAT.6	ADC0.4
				CNVSTR	CMP0P.4
				INT0.6	CMP0N.4
				INT1.6	
				CLU0A.11	
				CLU1B.8	
				CLU3A.10	
28	P0.5	Multifunction I/O	Yes	P0MAT.5	ADC0.3
				INT0.5	CMP0P.3
				INT1.5	CMP0N.3
				UART0_RX	
				CLU0B.10	
				CLU1A.9	
29	P0.4	Multifunction I/O	Yes	P0MAT.4	ADC0.2
				INT0.4	CMP0P.2
				INT1.4	CMP0N.2
				UART0_TX	
				CLU0A.10	
				CLU1A.8	

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
19	P0.7	Multifunction I/O	Yes	P0MAT.7	ADC0.5
				INT0.7	CMP0P.5
				INT1.7	CMP0N.5
				CLU1OUT	CMP1P.1
				CLU0B.11	CMP1N.1
				CLU1B.9	
				CLU3A.11	
20	P0.6	Multifunction I/O	Yes	P0MAT.6	ADC0.4
				CNVSTR	CMP0P.4
				INT0.6	CMP0N.4
				INT1.6	CMP1P.0
				CLU0A.11	CMP1N.0
				CLU1B.8	
				CLU3A.10	
21	P0.5	Multifunction I/O	Yes	P0MAT.5	ADC0.3
				INT0.5	CMP0P.3
				INT1.5	CMP0N.3
				UART0_RX	
				CLU0B.10	
				CLU1A.9	
22	P0.4	Multifunction I/O	Yes	P0MAT.4	ADC0.2
				INT0.4	CMP0P.2
				INT1.4	CMP0N.2
				UART0_TX	
				CLU0A.10	
				CLU1A.8	
23	P0.3	Multifunction I/O	Yes	P0MAT.3	XTAL2
				EXTCLK	
				INT0.3	
				INT1.3	
				CLU0B.9	
				CLU2B.10	
				CLU3A.9	

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
24	P0.2	Multifunction I/O	Yes	P0MAT.2	XTAL1
				INT0.2	ADC0.1
				INT1.2	CMP0P.1
				CLU0OUT	CMP0N.1
				CLU0A.9	
				CLU2B.8	
				CLU3A.8	
Center	GND	Ground			

6.4 EFM8BB3x-QSOP24 Pin Definitions




Figure 6.4. EFM8BB3x-QSOP24 Pinout

Table 6.4. Pin Definitions for EFM8BB3x-QSOP24

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
1	P0.3	Multifunction I/O	Yes	P0MAT.3	XTAL2
				EXTCLK	
				INT0.3	
				INT1.3	
				CLU0B.9	
				CLU2B.10	
				CLU3A.9	

Pin	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
Number					
11	P2.1	Multifunction I/O	Yes	P2MAT.1	DAC1
				CLU1B.14	
				CLU2A.15	
				CLU3B.15	
12	P2.0	Multifunction I/O	Yes	P2MAT.0	DAC0
				CLU1A.14	
				CLU2A.14	
				CLU3B.14	
13	P1.7	Multifunction I/O	Yes	P1MAT.7	ADC0.12
				CLU0B.15	CMP1P.6
				CLU1B.13	CMP1N.6
				CLU2A.13	
14	P1.6	Multifunction I/O	Yes	P1MAT.6	ADC0.11
				CLU3OUT	CMP1P.5
				CLU0A.15	CMP1N.5
				CLU1B.12	
				CLU2A.12	
15	P1.5	Multifunction I/O	Yes	P1MAT.5	ADC0.10
				CLU2OUT	CMP1P.4
				CLU0B.14	CMP1N.4
				CLU1A.13	
				CLU2B.13	
				CLU3B.11	
16	P1.4	Multifunction I/O	Yes	P1MAT.4	ADC0.9
				12C0_SCL	CMP1P.3
				CLU0A.14	CMP1N.3
				CLU1A.12	
				CLU2B.12	
				CLU3B.10	
17	P1.3	Multifunction I/O	Yes	P1MAT.3	CMP1P.2
				I2C0_SDA	CMP1N.2
				CLU0B.13	
				CLU1B.11	
				CLU2B.11	
				CLU3A.13	

Pin Number	Pin Name	Description	Crossbar Capability	Additional Digital Functions	Analog Functions
18	P1.2	Multifunction I/O	Yes	P1MAT.2	ADC0.8
				CLU0A.13	
				CLU1A.11	
				CLU2B.10	
				CLU3A.12	
				CLU3B.13	
19	P1.1	Multifunction I/O	Yes	P1MAT.1	ADC0.7
				CLU0B.12	
				CLU1B.10	
				CLU2A.11	
				CLU3B.12	
20	P1.0	Multifunction I/O	Yes	P1MAT.0	ADC0.6
				CLU0A.12	
				CLU1A.10	
				CLU2A.10	
21	P0.7	Multifunction I/O	Yes	P0MAT.7	ADC0.5
				INT0.7	CMP0P.5
				INT1.7	CMP0N.5
				CLU1OUT	CMP1P.1
				CLU0B.11	CMP1N.1
				CLU1B.9	
				CLU3A.11	
22	P0.6	Multifunction I/O	Yes	P0MAT.6	ADC0.4
				CNVSTR	CMP0P.4
				INT0.6	CMP0N.4
				INT1.6	CMP1P.0
				CLU0A.11	CMP1N.0
				CLU1B.8	
				CLU3A.10	
23	P0.5	Multifunction I/O	Yes	P0MAT.5	ADC0.3
				INT0.5	CMP0P.3
				INT1.5	CMP0N.3
				UART0_RX	
				CLU0B.10	
				CLU1A.9	

7. QFN32 Package Specifications

7.1 QFN32 Package Dimensions




Figure 7.1. QFN32 Package Drawing

Table 7.1. QFN32 Package Dimensions

Dimension	Min	Тур	Max
A	0.45	0.50	0.55
A1	0.00	0.035	0.05
b	0.15	0.20	0.25
D	4.00 BSC.		
D2	2.80	2.90	3.00
е	0.40 BSC.		
E	4.00 BSC.		
E2	2.80	2.90	3.00
L	0.20	0.30	0.40
aaa	_	_	0.10
bbb	_	_	0.10
ccc	_	_	0.08
ddd	_	_	0.10
eee		_	0.10
999	_	_	0.05

Dimension Min Typ Max

Note:

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- 3. This drawing conforms to JEDEC Solid State Outline MO-220.
- 4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.

8.2 QFP32 PCB Land Pattern




Figure 8.2. QFP32 PCB Land Pattern Drawing

Table 8.2. QFP32 PCB Land Pattern Dimensions

Dimension	Min	Max	
C1	8.40	8.50	
C2	8.40	8.50	
Е	0.80 BSC		
X1	0.55		
Y1	1.5		

Note:

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. This Land Pattern Design is based on the IPC-7351 guidelines.
- 3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be $60 \mu m$ minimum, all the way around the pad.
- 4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 5. The stencil thickness should be 0.125 mm (5 mils).
- 6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
- 7. A No-Clean, Type-3 solder paste is recommended.
- 8. The recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.