
E·XFL

XMOS - XU208-256-TQ64-C10 Datasheet



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|--|
| Core Processor | XCore |
| Core Size | 32-Bit 8-Core |
| Speed | 1000MIPS |
| Connectivity | USB |
| Peripherals | - |
| Number of I/O | 33 |
| Program Memory Size | - |
| Program Memory Type | ROMIess |
| EEPROM Size | - |
| RAM Size | 256K x 8 |
| Voltage - Supply (Vcc/Vdd) | 0.95V ~ 3.6V |
| Data Converters | - |
| Oscillator Type | External |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 64-TQFP Exposed Pad |
| Supplier Device Package | 64-TQFP (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/xmos/xu208-256-tq64-c10 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table of Contents


TO OUR VALUED CUSTOMERS

It is our intention to provide you with accurate and comprehensive documentation for the hardware and software components used in this product. To subscribe to receive updates, visit http://www.xmos.com/.


XMOS Ltd. is the owner or licensee of the information in this document and is providing it to you "AS IS" with no warranty of any kind, express or implied and shall have no liability in relation to its use. XMOS Ltd. makes no representation that the information, or any particular implementation thereof, is or will be free from any claims of infringement and again, shall have no liability in relation to any such claims.

XMOS and the XMOS logo are registered trademarks of XMOS Ltd in the United Kingdom and other countries, and may not be used without written permission. Company and product names mentioned in this document are the trademarks or registered trademarks of their respective owners.

3 Pin Configuration



-XMOS



A clock block can use a 1-bit port as its clock source allowing external application clocks to be used to drive the input and output interfaces. xCORE-200 clock blocks optionally divide the clock input from a 1-bit port.

In many cases I/O signals are accompanied by strobing signals. The xCORE ports can input and interpret strobe (known as readyIn and readyOut) signals generated by external sources, and ports can generate strobe signals to accompany output data.

On reset, each port is connected to clock block 0, which runs from the xCORE Tile reference clock.

6.5 Channels and Channel Ends

Logical cores communicate using point-to-point connections, formed between two channel ends. A channel-end is a resource on an xCORE tile, that is allocated by the program. Each channel-end has a unique system-wide identifier that comprises a unique number and their tile identifier. Data is transmitted to a channel-end by an output-instruction; and the other side executes an input-instruction. Data can be passed synchronously or asynchronously between the channel ends.

6.6 xCONNECT Switch and Links

XMOS devices provide a scalable architecture, where multiple xCORE devices can be connected together to form one system. Each xCORE device has an xCONNECT interconnect that provides a communication infrastructure for all tasks that run on the various xCORE tiles on the system.

The interconnect relies on a collection of switches and XMOS links. Each xCORE device has an on-chip switch that can set up circuits or route data. The switches are connected by xConnect Links. An XMOS link provides a physical connection between two switches. The switch has a routing algorithm that supports many different topologies, including lines, meshes, trees, and hypercubes.

The links operate in either 2 wires per direction or 5 wires per direction mode, depending on the amount of bandwidth required. Circuit switched, streaming


If the USB PHY is used, then either a 24 MHz or 12 MHz oscillator must be used.

If a different tile frequency is required (eg, 500 MHz), then the PLL must be reprogrammed after boot to provide the required tile frequency. The XMOS tools perform this operation by default. Further details on configuring the clock can be found in the xCORE-200 Clock Frequency Control document.

8 Boot Procedure

The device is kept in reset by driving RST_N low. When in reset, all GPIO pins have a pull-down enabled. When the device is taken out of reset by releasing RST_N the processor starts its internal reset process. After 15-150 μ s (depending on the input clock) the processor boots.

The xCORE Tile boot procedure is illustrated in Figure 8. If bit 5 of the security register (*see* §9.1) is set, the device boots from OTP. To get a high value, a 3K3 pull-up resistor should be strapped onto the pin. To assure a low value, a pull-down resistor is required if other external devices are connected to this port.



| | X0D06 | X0D05 | X0D04 | Tile 0 boot | Enabled links |
|----------|-------|-------|-------|---------------|---------------|
| | 0 | 0 | 0 | QSPI master | None |
| | 0 | 0 | 1 | SPI master | None |
| igure 9: | 0 | 1 | 0 | SPI slave | None |
| t source | 0 | 1 | 1 | SPI slave | None |
| pins | 1 | 0 | 0 | Channel end 0 | XL0 (2w) |

The boot image has the following format:

- ► A 32-bit program size *s* in words.
- Program consisting of $s \times 4$ bytes.

Fi Boot If a large boot image is to be read in, it is faster to first load a small boot-loader that reads the large image using a faster SPI clock, for example 50 MHz or as fast as the flash device supports.

The pins used for SPI boot are hardcoded in the boot ROM and cannot be changed. If required, an SPI boot program can be burned into OTP that uses different pins.

8.3 Boot from SPI slave

If set to boot from SPI slave, the processor enables the three pins specified in Figure 12 and expects a boot image to be clocked in. The supported clock polarity and phase are 0/0 and 1/1.

Figure 12 SPI slave pins

| | Pin | Signal | Description |
|-------|-------|--------|----------------------------|
| | X0D00 | SS | Slave Select |
| e 12: | X0D10 | SCLK | Clock |
| pins | X0D11 | MOSI | Master Out Slave In (Data) |

The xCORE Tile expects each byte to be transferred with the *least-significant bit first*. The pins used for SPI boot are hardcoded in the boot ROM and cannot be changed. If required, an SPI boot program can be burned into OTP that uses different pins.

8.4 Boot from xConnect Link

If set to boot from an xConnect Link, the processor enables its link(s) around 2 us after the boot process starts. Enabling the Link switches off the pull-down resistors on the link, drives all the TX wires low (the initial state for the Link), and monitors the RX pins for boot-traffic; they must be low at this stage. If the internal pull-down is too weak to drain any residual charge, external pull-downs of 10K may be required on those pins.

The boot-rom on the core will then:

- 1. Allocate channel-end 0.
- 2. Input a word on channel-end 0. It will use this word as a channel to acknowledge the boot. Provide the null-channel-end 0x0000FF02 if no acknowledgment is required.
- 3. Input the boot image specified above, including the CRC.
- 4. Input an END control token.
- 5. Output an END control token to the channel-end received in step 2.
- 6. Free channel-end 0.
- 7. Jump to the loaded code.

The JTAG usercode register can be read by using the USERCODE instruction. Its contents are specified in Figure 18. The OTP User ID field is read from bits [22:31] of the security register , *see* §9.1 (all zero on unprogrammed devices).

Figure 18: USERCODE return value

| 10. | Bit | 31 | | | | | | | | | | | | ι | Jser | code | Reg | giste | r | | | | | | | | | | | | В | it0 |
|-------------|-----|----|---|---|------|-----|---|---|---|---|---|-----|-----|---|------|------|-----|-------|---|---|---|-------|------|-------|-----|---|---|---|---|---|---|-----|
| 2 18: | | | | 0 | TP U | ser | D | | | | | Unu | sed | | | | | | | | | Silio | on l | Revis | ion | | | | | | | |
| ODE alue | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| aiue | | (|) | | | (|) | | | (|) | | | 2 | 2 | | | 1 | 8 | | | (|) | | | (|) | | | C | | |

12 Board Integration

The device has the following power supply pins:

- ▶ VDD pins for the xCORE Tile, including a USB_VDD pin that powers the USB PHY
- VDDIO pins for the I/O lines. Separate I/O supplies are provided for the left, and right side of the package; different I/O voltages may be supplied on those. The signal description (Section 4) specifies which I/O is powered from which power-supply. VDDIOL must be a 3.3V supply.
- ▶ PLL_AVDD pins for the PLL
- OTP_VCC pins for the OTP
- ► A USB_VDD33 pin for the analogue supply to the USB-PHY

Several pins of each type are provided to minimize the effect of inductance within the package, all of which must be connected. The power supplies must be brought up monotonically and input voltages must not exceed specification at any time.

The VDD supply must ramp from 0V to its final value within $10 \, \text{ms}$ to ensure correct startup.

The VDDIO and OTP_VCC supply must ramp to its final value before VDD reaches 0.4 V.


The PLL_AVDD supply should be separated from the other noisier supplies on the board. The PLL requires a very clean power supply, and a low pass filter (for example, a 4.7Ω resistor and 100 nF multi-layer ceramic capacitor) is recommended on this pin.

The following ground pins are provided:

- PLL_AGND for PLL_AVDD
- GND for all other supplies

All ground pins must be connected directly to the board ground.

The VDD and VDDIO supplies should be decoupled close to the chip by several 100 nF low inductance multi-layer ceramic capacitors between the supplies and GND (for example, 100nF 0402 for each supply pin). The ground side of the decoupling



13.3 ESD Stress Voltage

Figure 24 ESD stress voltage

| 24: | Symbol | Parameter | MIN | ТҮР | MAX | UNITS | Notes |
|-----|--------|----------------------|-------|-----|------|-------|-------|
| ess | HBM | Human body model | -2.00 | | 2.00 | KV | |
| ge | CDM | Charged Device Model | -500 | | 500 | V | |

13.4 Reset Timing

| | Symbol | Parameters | MIN | TYP | MAX | UNITS | Notes |
|----------------------------|---------------|---|---------|------|-----|-------|-------|
| Figure 25: Reset timing | T(RST) | Reset pulse width | 5 | | | μs | |
| | T(INIT) | Initialization time | | | 150 | μs | А |
| | A Showing the | time taken to start booting after DCT N k | ac dono | high | | | |

A Shows the time taken to start booting after RST_N has gone high.

A write message comprises the following:

| control-token | 24-bit response | 8-bit | 8-bit | data | control-token |
|---------------|------------------------|-----------------|-------|------|---------------|
| 36 | channel-end identifier | register number | size | | 1 |

The response to a write message comprises either control tokens 3 and 1 (for success), or control tokens 4 and 1 (for failure).

A read message comprises the following:

| control-token | 24-bit response | 8-bit | 8-bit | control-token |
|---------------|------------------------|-----------------|-------|---------------|
| 37 | channel-end identifier | register number | size | 1 |

The response to the read message comprises either control token 3, data, and control-token 1 (for success), or control tokens 4 and 1 (for failure).

B.1 RAM base address: 0x00

This register contains the base address of the RAM. It is initialized to 0x00040000.

0x00: RAM base address

| 0: | Bits | Perm | Init | Description |
|----|------|------|------|--|
| se | 31:2 | RW | | Most significant 16 bits of all addresses. |
| ss | 1:0 | RO | - | Reserved |

B.2 Vector base address: 0x01

Base address of event vectors in each resource. On an interrupt or event, the 16 most significant bits of the destination address are provided by this register; the least significant 16 bits come from the event vector.

0x01: Vector base address

| | Bits | Perm | Init | Description |
|---|-------|------|------|----------------------------------|
| 2 | 31:18 | RW | | The event and interrupt vectors. |
| 5 | 17:0 | RO | - | Reserved |

B.3 xCORE Tile control: 0x02

Register to control features in the xCORE tile

35

| Bits | Perm | Init | Description |
|-------|------|------|---|
| 31:26 | RO | - | Reserved |
| 25:18 | RW | 0 | RGMII TX data delay value (in PLL output cycle increments) |
| 17:9 | RW | 0 | RGMII TX clock divider value. TX clk rises when counter (clocked by PLL output) reaches this value and falls when counter reaches (value»1). Value programmed into this field should be actual divide value required minus 1 |
| 8 | RW | 0 | Enable RGMII interface periph ports |
| 7:6 | RO | - | Reserved |
| 5 | RW | 0 | Select the dynamic mode (1) for the clock divider when the clock divider is enabled. In dynamic mode the clock divider is only activated when all active threads are paused. In static mode the clock divider is always enabled. |
| 4 | RW | 0 | Enable the clock divider. This divides the output of the PLL to facilitate one of the low power modes. |
| 3 | RO | - | Reserved |
| 2 | RW | | Select between UTMI (1) and ULPI (0) mode. |
| 1 | RW | | Enable the ULPI Hardware support module |
| 0 | RO | - | Reserved |

0x02: xCORE Tile control

B.4 xCORE Tile boot status: 0x03

This read-only register describes the boot status of the xCORE tile.

-XMOS"

| | Bits | Perm | Init | Description |
|---------|-------|------|------|---|
| | 31:24 | RO | - | Reserved |
| | 23:16 | RO | | Processor number. |
| | 15:9 | RO | - | Reserved |
| | 8 | RO | | Overwrite BOOT_MODE. |
| | 7:6 | RO | - | Reserved |
| | 5 | RO | | Indicates if core1 has been powered off |
| | 4 | RO | | Cause the ROM to not poll the OTP for correct read levels |
| - | 3 | RO | | Boot ROM boots from RAM |
|). 2 | 2 | RO | | Boot ROM boots from JTAG |
| 5 | 1:0 | RO | | The boot PLL mode pin value. |

0x03: xCORE Tile boot status

| | Bits | Perm |
|----------|------|------|
| 0x0C: | 31:2 | RO |
| RAM size | 1:0 | RO |

| | Bits | Perm | Init | Description |
|------|------|------|------|--|
| x0C: | 31:2 | RO | | Most significant 16 bits of all addresses. |
| size | 1:0 | RO | - | Reserved |

B.12 Debug SSR: 0x10

This register contains the value of the SSR register when the debugger was called.

| Bits | Perm | Init | Description |
|-------|------|------|--|
| 31:11 | RO | - | Reserved |
| 10 | DRW | | Address space indentifier |
| 9 | DRW | | Determines the issue mode (DI bit) upon Kernel Entry after Exception or Interrupt. |
| 8 | RO | | Determines the issue mode (DI bit). |
| 7 | DRW | | When 1 the thread is in fast mode and will continually issue. |
| 6 | DRW | | When 1 the thread is paused waiting for events, a lock or another resource. |
| 5 | RO | - | Reserved |
| 4 | DRW | | 1 when in kernel mode. |
| 3 | DRW | | 1 when in an interrupt handler. |
| 2 | DRW | | 1 when in an event enabling sequence. |
| 1 | DRW | | When 1 interrupts are enabled for the thread. |
| 0 | DRW | | When 1 events are enabled for the thread. |

0x10: Debug SSR

B.13 Debug SPC: 0x11

This register contains the value of the SPC register when the debugger was called.

| 0x11: | Bits | Perm | Init | Description |
|-----------|------|------|------|-------------|
| Debug SPC | 31:0 | DRW | | Value. |

B.14 Debug SSP: 0x12

This register contains the value of the SSP register when the debugger was called.

| 0x12: | Bits | Perm | Init | Description |
|-----------|------|------|------|-------------|
| Debug SSP | 31:0 | DRW | | Value. |

B.15 DGETREG operand 1: 0x13

The resource ID of the logical core whose state is to be read.

| 0x13: | Bits | Perm | Init | Description |
|-----------|------|------|------|--------------------------|
| DGETREG | 31:8 | RO | - | Reserved |
| operand 1 | 7:0 | DRW | | Thread number to be read |

B.16 DGETREG operand 2: 0x14

Register number to be read by DGETREG

0x14: DGETREG operand 2

| Bits | Perm | Init | Description |
|------|------|------|----------------------------|
| 31:5 | RO | - | Reserved |
| 4:0 | DRW | | Register number to be read |

B.17 Debug interrupt type: 0x15

Register that specifies what activated the debug interrupt.

| Bits | Perm | Init | Description |
|-------|------|------|--|
| 31:18 | RO | - | Reserved |
| 17:16 | DRW | | Number of the hardware breakpoint/watchpoint which caused the interrupt (always 0 for =HOST= and =DCALL=). If multiple breakpoints/watchpoints trigger at once, the lowest number is taken. |
| 15:8 | DRW | | Number of thread which caused the debug interrupt (always 0 in the case of =HOST=). |
| 7:3 | RO | - | Reserved |
| 2:0 | DRW | 0 | Indicates the cause of the debug interrupt 1: Host initiated a debug interrupt through JTAG 2: Program executed a DCALL instruction 3: Instruction breakpoint 4: Data watch point 5: Resource watch point |

0x15: Debug interrupt type

B.18 Debug interrupt data: 0x16

On a data watchpoint, this register contains the effective address of the memory operation that triggered the debugger. On a resource watchpoint, it countains the resource identifier.

0x16: Debug interrupt data

| : 16: oug | Bits | Perm | Init | Description |
|---------------------|------|------|------|-------------|
| ata | 31:0 | DRW | | Value. |

B.19 Debug core control: 0x18

This register enables the debugger to temporarily disable logical cores. When returning from the debug interrupts, the cores set in this register will not execute. This enables single stepping to be implemented.

0x18: Debug core control

| | Bits | Perm | Init | Description |
|---|------|------|------|---|
| | 31:8 | RO | - | Reserved |
| : | 7:0 | DRW | | 1-hot vector defining which threads are stopped when not in debug mode. Every bit which is set prevents the respective thread from running. |

B.20 Debug scratch: 0x20 .. 0x27

A set of registers used by the debug ROM to communicate with an external debugger, for example over JTAG. This is the same set of registers as the Debug Scratch registers in the xCORE tile configuration.

0x20 .. 0x27: Debug scratch

| x27: bug | Bits | Perm | Init | Description |
|-------------|------|------|------|-------------|
| atch | 31:0 | DRW | | Value. |

B.21 Instruction breakpoint address: 0x30 .. 0x33

-XM()S

This register contains the address of the instruction breakpoint. If the PC matches this address, then a debug interrupt will be taken. There are four instruction breakpoints that are controlled individually.



41

0x62: SR of logical core 2

| Bits | Perm | Init | Description |
|------|------|------|-------------|
| 31:0 | CRO | | Value. |

C.20 SR of logical core 3: 0x63

Value of the SR of logical core 3

0x63: SR of logical core 3

| Bits | Perm | Init | Description |
|------|------|------|-------------|
| 31:0 | CRO | | Value. |

C.21 SR of logical core 4: 0x64

Value of the SR of logical core 4

 Ox64: SR of logical core 4
 Bits
 Perm
 Init
 Description

 31:0
 CRO
 Value.

C.22 SR of logical core 5: 0x65

Value of the SR of logical core 5

0x65 SR of logical core 5

|)x65: gical | Bits | Perm | Init | Description |
|-----------------------|------|------|------|-------------|
| ore 5 | 31:0 | CRO | | Value. |

C.23 SR of logical core 6: 0x66

Value of the SR of logical core 6

0x66: SR of logical core 6

| Bits | Perm | Init | Description |
|------|------|------|-------------|
| 31:0 | CRO | | Value. |

C.24 SR of logical core 7: 0x67

Value of the SR of logical core 7

| 0x67: SR of logical | | | | |
|-------------------------------|------|------|------|-------------|
| SR of logical | Bits | Perm | Init | Description |
| core 7 | 31:0 | CRO | | Value. |



D.2 System switch description: 0x01

This register specifies the number of processors and links that are connected to this switch.

0x01 System switch description

| | Bits | Perm | Init | Description |
|---------|-------|------|------|--------------------------------------|
| - | 31:24 | RO | - | Reserved |
| l: n | 23:16 | RO | | Number of SLinks on the SSwitch. |
| h | 15:8 | RO | | Number of processors on the SSwitch. |
| n | 7:0 | RO | | Number of processors on the device. |

D.3 Switch configuration: 0x04

This register enables the setting of two security modes (that disable updates to the PLL or any other registers) and the header-mode.

| Bits | Perm | Init | Description |
|------|------|------|---|
| 31 | RW | 0 | 0 = SSCTL registers have write access. $1 = SSCTL$ registers can not be written to. |
| 30:9 | RO | - | Reserved |
| 8 | RW | 0 | 0 = PLL_CTL_REG has write access. 1 = PLL_CTL_REG can not be written to. |
| 7:1 | RO | - | Reserved |
| 0 | RW | 0 | 0 = 2-byte headers, $1 = 1$ -byte headers (reset as 0). |

0x04: Switch configuration

D.4 Switch node identifier: 0x05

This register contains the node identifier.

0x05 Switch node identifier

| 05: | Bits | Perm | Init | Description |
|-----|-------|------|------|-----------------------------|
| ode | 31:16 | RO | - | Reserved |
| ier | 15:0 | RW | 0 | The unique ID of this node. |

D.5 PLL settings: 0x06

An on-chip PLL multiplies the input clock up to a higher frequency clock, used to clock the I/O, processor, and switch, see Oscillator. Note: a write to this register will cause the tile to be reset.

D.8 System JTAG device ID register: 0x09

0x09: System JTAG device ID register

| | Bits | Perm | Init | Description |
|----------------|-------|------|------|-------------|
| - | 31:28 | RO | | |
| 9: G | 27:12 | RO | | |
| D | 11:1 | RO | | |
| er | 0 | RO | | |

D.9 System USERCODE register: 0x0A

0x0A System USERCODE register

| 4: n | Bits | Perm | Init | Description |
|----------------|-------|------|------|--|
| E | 31:18 | RO | | JTAG USERCODE value programmed into OTP SR |
| er | 17:0 | RO | | metal fixable ID code |

D.10 Directions 0-7: 0x0C

This register contains eight directions, for packets with a mismatch in bits 7..0 of the node-identifier. The direction in which a packet will be routed is goverened by the most significant mismatching bit.

| Bits | Perm | Init | Description |
|-------|------|------|---|
| 31:28 | RW | 0 | The direction for packets whose dimension is 7. |
| 27:24 | RW | 0 | The direction for packets whose dimension is 6. |
| 23:20 | RW | 0 | The direction for packets whose dimension is 5. |
| 19:16 | RW | 0 | The direction for packets whose dimension is 4. |
| 15:12 | RW | 0 | The direction for packets whose dimension is 3. |
| 11:8 | RW | 0 | The direction for packets whose dimension is 2. |
| 7:4 | RW | 0 | The direction for packets whose dimension is 1. |
| 3:0 | RW | 0 | The direction for packets whose dimension is 0. |

0x0C: Directions 0-7

D.11 Directions 8-15: 0x0D

This register contains eight directions, for packets with a mismatch in bits 15..8 of the node-identifier. The direction in which a packet will be routed is goverened by the most significant mismatching bit.

-XMOS-

| Bits | Perm | Init | Description |
|-------|------|------|---|
| 31:28 | RW | 0 | The direction for packets whose dimension is F. |
| 27:24 | RW | 0 | The direction for packets whose dimension is E. |
| 23:20 | RW | 0 | The direction for packets whose dimension is D. |
| 19:16 | RW | 0 | The direction for packets whose dimension is C. |
| 15:12 | RW | 0 | The direction for packets whose dimension is B. |
| 11:8 | RW | 0 | The direction for packets whose dimension is A. |
| 7:4 | RW | 0 | The direction for packets whose dimension is 9. |
| 3:0 | RW | 0 | The direction for packets whose dimension is 8. |

0x0D: Directions 8-15

D.12 Reserved: 0x10

Reserved.

| i | 31:2 |
|----------|------|
| 0x10: | 1 |
| Reserved | 0 |

| Bits | Perm | Init | Description | | |
|------|------|------|-------------|--|--|
| 31:2 | RO | - | Reserved | | |
| 1 | RW | 0 | Reserved. | | |
| 0 | RW | 0 | Reserved. | | |

D.13 Reserved.: 0x11

Reserved.

0x11: Reserved.

| I | Bits | Perm | Init | Description | | |
|---|------|------|------|-------------|--|--|
| 3 | 31:2 | RO | - | Reserved | | |
| | 1 | RW | 0 | Reserved. | | |
| | 0 | RW | 0 | Reserved. | | |

D.14 Debug source: 0x1F

Contains the source of the most recent debug event.

-XMOS



| Bits | Perm | Init | Description | | |
|------|------|------|--|--|--|
| 31:8 | RO | - | Reserved | | |
| 7 | RW | 0 | Set to 1 to enable XEVACKMODE mode. | | |
| 6 | RW | 0 | Set to 1 to enable SOFISTOKEN mode. | | |
| 5 | RW | 0 | Set to 1 to enable UIFM power signalling mode. | | |
| 4 | RW | 0 | Set to 1 to enable IF timing mode. | | |
| 3 | RO | - | Reserved | | |
| 2 | RW | 0 | Set to 1 to enable UIFM linestate decoder. | | |
| 1 | RW | 0 | Set to 1 to enable UIFM CHECKTOKENS mode. | | |
| 0 | RW | 0 | Set to 1 to enable UIFM DOTOKENS mode. | | |

0x04: UIFM IFM control

F.3 UIFM Device Address: 0x08

The device address whose packets should be received. 0 until enumeration, it should be set to the assigned value after enumeration.

0x08: UIFM Device Address

| | Bits | Perm | Init | Description |
|---|------|------|------|--|
| : | 31:7 | RO | - | Reserved |
| 5 | 6:0 | RW | 0 | The enumerated USB device address must be stored here. Only packets to this address are passed on. |

F.4 UIFM functional control: 0x0C

0x0C: UIFM functional control

| | Bits | Perm | Init | Description | | | |
|---|------|------|------|---|--|--|--|
| | 31:5 | RO | - | Reserved | | | |
| : | 4:2 | RW | 1 | Set to 0 to disable UIFM to UTMI+ OPMODE mode. | | | |
| | 1 | RW | 1 | Set to 1 to switch UIFM to UTMI+ TERMSELECT mode. | | | |
| - | 0 | RW | 1 | Set to 1 to switch UIFM to UTMI+ XCVRSELECT mode. | | | |

F.5 UIFM on-the-go control: 0x10

This register is used to negotiate an on-the-go connection.

-XMOS[®]



| | Bits | Perm | Init | Description |
|----------|------|------|------|---------------------------------|
| 0x2C: | 31:4 | RO | - | Reserved |
| UIFM PID | 3:0 | RO | 0 | Value of the last received PID. |

F.13 UIFM Endpoint: 0x30

The last endpoint seen

0x30 UIFM Endpoint

_

| | Bits | Perm | Init | Description | |
|---------|------|------|------|---------------------------------------|--|
| 0: | 31:5 | RO | - | Reserved | |
| о. М | 4 | RO | 0 | 1 if endpoint contains a valid value. | |
| nt | 3:0 | RO | 0 | A copy of the last received endpoint. | |

F.14 UIFM Endpoint match: 0x34

This register can be used to mark UIFM endpoints as special.

0x34: UIFM Endpoint match

| Bits | Perm | Init | Description |
|-------|------|------|--|
| 31:16 | RO | - | Reserved |
| 15:0 | RW | 0 | This register contains a bit for each endpoint. If its bit is set, the endpoint will be supplied on the RX port when ORed with 0x10. |

F.15 OTG Flags mask: 0x38

0x38: OTG Flags mask

| ags | Bits | Perm | Init | Description |
|------|------|------|------|-------------|
| nask | 31:0 | RW | 0 | Data |

F.16 UIFM power signalling: 0x3C

| | Bits | Perm | Init | Description |
|--------------------------|------|------|------|-------------|
| 0x3C: | 31:9 | RO | - | Reserved |
| UIFM power signalling | 8 | RW | 0 | Valid |
| | 7:0 | RW | 0 | Data |