

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	33MHz
Connectivity	SIO, UART/USART
Peripherals	Power-Fail Reset, WDT
Number of I/O	32
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	-
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/analog-devices/ds89c420-enl

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

AC CHARACTERISTICS

(V _{CC} = 4.5V to 5.5V; T _A = -40°C to +85°C)*	(Figure 1,	, Figure 2, and Figure 3)
--	------------	---------------------------

	PARAMETER	SYMBOL	1 CYC PAGE M	CLE ODE 1	2 CYC PAGE M	CLE IODE 1	4 CY PAGE M	CLE IODE 1	PAGE MODE 2		NON-PAGE MODE		UNITS
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Š	External Oscillator		0	25	0	25	0	25	0	25	0	25	
ר Clo te 1)	(25MHz, 33MHz)		0	33	0	33	0	33	0	33	0	33	
'sten (Noi	External Crystal	1 / t _{CLCL}	1	25	1	25	1	25	1	25	1	25	MHZ
Ś	(25MHz, 33MHz)		1	33	1	33	1	33	1	33	1	33	
ALE P	ulse Width (Note 2)	t _{LHLL}	0.5t _{CLCL} - 2 + t _{STC3}		t _{CLCL} - 2 + t _{STC3}		2t _{CLCL} - 4 + t _{STC3}		1.5t _{CLCL} - 5 + t _{STC3}		1.5t _{CLCL} - 5 + t _{STC3}		ns
Port 0 Valid to	Instruction Address	t _{AVLL}							t _{CLCL} - 2		0.5t _{CLCL} - 2		ns
Port 2 Valid to	Instruction Address	t _{AVLL2}	0.5t _{CLCL} - 4		0.5t _{CLCL} - 4		1.5t _{CLCL} - 5		0.5t _{CLCL} - 2		t _{CLCL} - 2		ns
Port 0 ALE Lo	Data AddressValid to	t _{avll3}							t _{CLCL} - 2 + t _{STC3}		0.5t _{CLCL} - 2 + t _{STC3}		ns
Progra After A	m Address Hold LE Low	t _{LLAX}	0.5t _{CLCL} - 8		1.5t _{CLCL} - 8		2.5t _{CLCL} - 8		0.5t _{CLCL} - 8		0.5t _{CLCL} - 8		ns
Addres Low M	ss Hold After ALE OVX Write	t _{LLAX2}	0.5t _{CLCL} - 8 + t _{STC4}		1.5t _{CLCL} - 8 + t _{STC4}		2.5t _{CLCL} - 8 + t _{STC4}		0.5t _{CLCL} - 8 + t _{STC4}		0.5t _{CLCL} - 8 + t _{STC4}		ns
Addres Low M	ss Hold After ALE OVX Read	t _{LLAX3}	0.5t _{CLCL} - 8 + t _{STC4}		1.5t _{CLCL} - 8 + t _{STC4}		2.5t _{CLCL} - 8 + t _{STC4}		0.5t _{CLCL} - 8 + t _{STC4}		0.5t _{CLCL} - 8 + t _{STC4}		ns
ALE Lo Instruc	ow to Valid tion In	t _{LLIV}								2.5t _{CLCL} - 20		2.5t _{CLCL} - 20	ns
ALE LO	ow to PSEN Low	t _{LLPL}							1.5t _{CLCL} - 6		0.5t _{CLCL} - 6		ns
PSEN Progra	Pulse Width for m Fetch	t _{PLPH}	t _{CLCL} - 5		t _{CLCL} - 5		2t _{CLCL} - 5		t _{CLCL} - 5		2t _{CLCL} - 5		ns

PARAMETER	SYMBOL	1 CY PAGE I	'CLE MODE 1	2 CY PAGE I	(CLE MODE 1	4 CY PAGE M	'CLE MODE 1	PAGE MODE 2		NON-PAG	E MODE	UNITS
		MIN	MAX	MIN	МАХ	MIN	MAX	MIN	MAX	MIN	MAX	
PSEN Low to Valid Instruction In	t _{PLIV}		t _{cLCL} - 18		t _{cLCL} - 18		2t _{CLCL} - 18		t _{c∟c∟} - 18		2t _{cLCL} - 18	ns
Input Instruction Hold After PSEN	t _{PXIX}	0		0		0		0		0		ns
Input Instruction Float After	t _{PXIZ}								t _{clcl} - 5		t _{cLCL} - 5	ns
Port 0 Address to Valid Instruction In	t _{AVIV0}								1.5t _{cLCL} - 20		3t _{CLCL} - 20	ns
Port 2 Address to Valid Instruction In	t _{AVIV2}		t _{cLCL} - 18		1.5t _{CLCL} - 18		2.5t _{cLCL} - 18		3t _{CLCL} - 20		3.5t _{CLCL} - 20	ns
PSEN Low to Port 0 Address Float	t _{PLAZ}								0		0	ns
$\overline{\text{RD}}$ Pulse Width (P3.7) (Note 2)	t _{RLRH}	t _{CLCL} - 5 + t _{STC1}		t _{CLCL} - 5 + t _{STC1}		2t _{CLCL} - 5 + t _{STC1}		2t _{CLCL} - 5 + t _{STC1}		2t _{CLCL} - 5 + t _{STC1}		ns
WR Pulse Width (P3.6) (Note 2)	t _{wLWH}	t _{CLCL} - 5 + t _{STC1}		t _{CLCL} - 5 + t _{STC1}		2t _{CLCL} - 5 + t _{STC1}		2t _{CLCL} - 5 + t _{STC1}		2t _{CLCL} - 5 + t _{STC1}		ns
$\overline{\text{RD}}$ (P3.7) Low to Valid Data In (Note 2)	t _{RLDV}		t _{CLCL} - 15 + t _{STC1}		t _{cLCL} - 15 + t _{STC1}		2t _{CLCL} - 15 + t _{STC1}		2t _{CLCL} - 15 + t _{STC1}		2t _{CLCL} - 15 + t _{STC1}	ns
Data Hold After $\overline{\text{RD}}$ (P3.7)	t _{RHDX}	0		0		0		0		0		ns
Data Float After $\overline{\text{RD}}$ (P3.7)	t _{RHDZ}								t _{cLCL} - 5		t _{cLCL} - 5	ns
MOVX ALE Low to Input Data Valid (Note 2)	t _{LLDV}								2.5t _{CLCL} - 20 + t _{STC1}		2.5t _{CLCL} - 20 + t _{STC1}	ns
Port 0 Address to Valid Data In (Note 2)	t _{AVDV0}								3t _{CLCL} - 20 + t _{STC1}		3t _{CLCL} - 20 + t _{STC1}	ns

PARAMETER	SYMBOL	1 CYCLE PAGE MODE 1		2 CYCLE PAGE MODE 1		4 CYCLE PAGE MODE 1		PAGE M	ODE 2	NON-PAGE MODE		UNITS
		MIN	МАХ	MIN	МАХ	MIN	МАХ	MIN	MAX	MIN	МАХ	
Port 2 Address to Valid Data In (Note 2)	t _{AVDV2}		t _{CLCL} - 16 + t _{STC1}		1.5t _{cLCL} - 16 + t _{sTC1}		3.5t _{CLCL} - 16 + t _{STC1}		3.0t _{CLCL} - 16 + t _{STC1}		3.5t _{CLCL} - 20 + t _{STC1}	ns
ALE Low to $\overline{\text{RD}}$ or $\overline{\text{WR}}$ Low (Note 2)	t _{llrl} (t _{llwl)}	0.5t _{CLCL} - 8 + t _{STC2}	0.5t _{CLCL} + 1 + t _{STC2}	2t _{CLCL} - 8 + t _{STC2}	2t _{CLCL} + 8 + t _{STC2}	4t _{CLCL} - 8 + t _{STC2}	4t _{CLCL} + 8 + t _{STC2}	0.5t _{CLCL} - 8 + t _{STC2}	0.5t _{CLCL} + 4 + t _{STC2}	0.5t _{CLCL} - 8 + t _{STC2}	0.5t _{CLCL} + 4 + t _{STC2}	ns
Port 0 Address Valid to $\overline{\text{RD}}$ or $\overline{\text{WR}}$ Low (Note 2)	t _{avrlo} (t _{avwlo)}							1.5t _{CLCL} - 5 + t _{STC2}		t _{CLCL} - 5 + t _{STC2}		ns
Port 2 Address Valid to \overline{RD} or \overline{WR} Low (Note 2)	t _{avrl2} (t _{avwl2)}	0 + t _{STC5} - 5		0.5t _{CLCL} - 5 + t _{STC5}		1.5t _{CLCL} - 5 + t _{STC5}		t _{CLCL} - 5 + t _{STC5}		1.5t _{CLCL} - 5 + t _{STC5}		ns
Data Out Valid to $\overline{\text{WR}}$ Transition (Note 1)	t_{QVWX}	-5		-5		-5		-5		-5		ns
Data Hold After WR (Note 1)	t _{wHQX}	20		20		20		20		20		ns
$\overline{\mathrm{RD}}$ or $\overline{\mathrm{WR}}$ High to ALE High (Note 1)	t _{RHLH} (twhLh)	t _{STC2} - 2	$t_{STC2} + 6$	t _{stc2} - 2	$t_{STC2} + 6$	t _{STC2} - 2	$t_{STC2} + 6$	t _{STC2} - 2	$t_{STC2} + 6$	t _{STC2} - 2	$t_{STC2} + 6$	ns

*Specifications to -40°C are guaranteed by design and not production tested.

PIN DESCRIPTION

	PIN		NAME	FUNCTION					
DIP	PLCC	TQFP							
40	12, 44	6, 38	V _{cc}	V _{CC} - +5V					
20	1, 22, 23, 34	16, 17, 28, 39	GND	Logic Gro	Logic Ground				
9	10	4	RST	External Reset. The RST input pin is bidirectional and contains a Schmitt trigger to recognize external active-high reset inputs. The pin also employs an internal pulldown resistor to allow for a combination of wire-ORed externa reset sources. An RC is not required for power-up, since the device provides this function internally.					
19	21	15	XTAL1	XTAL1, X	TAL2. The crystal of	oscillator pins XTAL1 and XTAL2 provide support			
18	20	14	XTAL2	an input if serves as	there is an externa the output of the c	al clock source in place of a crystal. XTAL2 rystal amplifier.			
29	32	26	PSEN	Program S external p pulse and accessed. hits.	Store Enable. This rogram memory as is driven high whe . In 1-cycle page m	signal is commonly connected to optional a chip enable. PSEN provides an active-low n external program memory is not being ode 1, PSEN remains low for consecutive page			
30	33	27	ALE/PROG	Address Latch Enable. Functions as a clock to latch the external address LSE from the multiplexed address/data bus on Port 0. This signal is commonly connected to the latch enable of an external 373 family transparent latch. In default mode, ALE has a pulse width of 1.5 XTAL1 cycles and a period of fou XTAL1 cycles. In page mode, the ALE pulse width is altered according to the page mode selection. In traditional 8051 mode, ALE is high when using the EMI reduction mode and during a reset condition. ALE can be enabled by writing ALEON = 1 (PMR.2). Note that ALE operates independently of ALEON during external memory accesses. As an alternate mode, this pin (DDOC) is used to except the parallel program function.					
39	43	37	P0.0 (AD0)	í í		, , , , ,			
38	42	36	P0.1 (AD1)	Port 0 (AE	00–7), I/O. Port 0 is function. Port 0 can	an open-drain 8-bit, bidirectional I/O port. As an			
37	41	35	P0.2 (AD2)	access of	f-chip memory. Dur	ing the time when ALE is high, the LSB of a			
36	40	34	P0.3 (AD3)	memory a	ddress is presente	d. When ALE falls to a logic 0, the port			
35	39	33	P0.4 (AD4)	transitions	s to a bidirectional on the section of the section	rite external RAM or peripherals. When used as			
34	38	32	P0.5 (AD5)	a memory	bus, the port provi	des weak pullups for logic 1 outputs. The reset			
33	37	31	P0.6 (AD6)	condition	of Port 0 is three-st	ate. Pullup resistors are required when using			
32	36	30	P0.7 (AD7)	Portoasa	an i/O pon.				
1–8	2–9	40–44, 1– 3	P1.0-P1.7	Port 1, I/O. Port 1 functions as both an 8-bit, bidirectional I/O port and an alternate functional interface for timer 2 I/O, new external interrupts, and new serial port 1. The reset condition of port 1 is with all bits at logic 1. In this state, a weak pullup holds the port high. This condition also serves as an input state, since any external circuit that writes to the port overcomes the weak pullup. When software writes a 0 to any port pin, the DS89C420 activates a strong pulldown that remains on until either a 1 is written or a reset occurs. Writing a 1 after the port has been at 0 causes a strong transition driver to turn on, followed by a weaker sustaining pullup. Once the momentary strong driver turns off, the port again becomes the output high (and input) state. The alternate functions of Port 1 are outlined below.					
1	2	40	t	P1.0	T2	External I/O for Timer/Counter 2			
2	3	41	t	P1.1	T2EX	Timer 2 Capture/Reload Trigger			
3	4	42	İ	P1.2	RXD1	Serial Port 1 Receive			
4	5	43]	P1.3	TXD1	Serial Port 1 Transmit			
5	6	44	ļ	P1.4	INT2	External Interrupt 2 (Positive Edge Detect)			
6	7	1	ł	P1.5	INT3	External Interrupt 3 (Negative Edge Detect)			
/ 	8 Q	2	ł	P1.0 P1.7		External Interrupt 4 (Positive Edge Detect)			

PIN DESCRIPTION (continued)

	PIN		NAME	FUNCTION						
DIP	PLCC	PDIP								
21	24	18	P2.0 (A8)	Port 2 (A8–1	5), I/O. Port 2 is an 8	B-bit, bidirectional I/O port. The reset				
22	25	19	P2.1 (A9)	This conditio	This condition also serves as an input mode, since any external circuit that					
23	26	20	P2.2 (A10)	writes to the	port overcomes the DS89C420 activates	weak pullup. When software writes a 0 to any a strong pulldown that remains on until				
24	27	21	P2.3 (A11)	either a 1 is	written or a reset occ	urs. Writing a 1 after the port has been at 0				
25	28	22	P2.4 (A12)	pullup. Once	the momentary stro	ng driver turns off, the port again becomes				
26	29	23	P2.5 (A13)	both the outp	out high and input sta	ate. As an alternate function, port 2 can				
27	30	24	P2.6 (A14)	program mer	nory and read/write	external RAM or peripherals. In page mode				
28	31	25	P2.7 (A15)	1, port 2 prov mode 2, it pr	ovides the MSB and	data.				
10–17	11, 13–19	5, 7–13	P3.0–P3.7	mode 2, it provides the MSB and data.Port 3, I/O. Port 3 functions as both an 8-bit, bidirectional I/O port and an alternate functional interface for external interrupts, serial port 0, timer 0 and 1 inputs, and RD and WR strobes. The reset condition of port 3 is with all bits at logic 1. In this state, a weak pullup holds the port high. This condition also serves as an input mode, since any external circuit that writes to the port overcomes the weak pullup. When software writes a 0 to any port pin, the DS89C420 activates a strong pulldown that remains on until either a 1 is 						
		-		PORT	ALTERNATE	FUNCTION				
10	11	5	P3.0	P3.0	RXD0	Serial Port 0 Receive				
11	13	(P3.1	P3.1	I XD0	Serial Port 0 Transmit				
12	14	8	P3.2	P3.2	INTO	External Interrupt 0				
13	15	9	P3.3	P3.3	INT1	External Interrupt 1				
14	16	10	P3.4	P3.4	TO	Timer 0 External Input				
15	1/	11	P3.5	P3.5		Limer 1 External Input				
16	18	12	P3.6	P3.6	WR	External Data Memory Write Strobe				
17	19	13	P3.7	P3.7	RD	External Data Memory Read Strobe				
31	35	29	ĒĀ	External Acc Connect to g program mer register settin	External Access. Allows selection of internal or external program memory. Connect to ground to force the DS89C420 to use an external memory- program memory. The internal RAM is still accessible as determined by register settings. Connect to Vers to use internal flash memory.					



Figure 5. Block Diagram

DETAILED DESCRIPTION

The DS89C420 is pin compatible with all three packages of the standard 8051 and includes standard resources such as three timer/counters, four 8-bit I/O ports, and a serial port. It features 16kB of in-system programmable flash memory, which can be programmed in-system from an I/O port using a built-in program memory loader. It can also be loaded externally using standard commercially available programmers.

Besides greater speed, the DS89C420 includes 1kB of data RAM, a second full-hardware serial port, seven additional interrupts, two more levels of interrupt priority, programmable watchdog timer, brownout monitor, and power-fail reset. The device also provides dual data pointers (DPTRs) to speed up block-data memory moves. This feature is further enhanced with a new selectable automatic increment/decrement and toggle-select operation. The speed of MOVX data memory access can be adjusted by adding stretch values up to 10 machine cycle times for flexibility in selecting external memory and peripherals.

A power management mode (PMM) significantly consumes less power by slowing the CPU execution rate from 1 clock period per cycle to 1024 clock periods per cycle. A selectable switchback feature can automatically cancel this mode to enable a normal speed response to interrupts.

The EMI reduction feature disables the ALE signal when the processor is not accessing external memory.

All standard SFR locations from the 8051 are duplicated in the DS89C420 and several SFRs have been added for the unique features of the DS89C420. Most of these features are controlled by bits in SFRs located in unused locations in the 8051 SFR map. This allows for increased functionality while maintaining complete instruction set compatibility. <u>Table 1</u> summarizes the SFRs and their locations. <u>Table 2</u> specifies the default reset condition for all SFR bits.

DATA POINTERS

The data pointers (DPTR and DPTR1) are used to assign a memory address for the MOVX instructions. This address can point to a MOVX RAM location (on-chip or off-chip), or a memory-mapped peripheral. Two pointers are useful when moving data from one memory area to another, or when using a memory-mapped peripheral for both source and destination addresses. The user selects the active pointer through a dedicated SFR bit (Sel = DPS.0), or activates an automatic toggling feature for altering the pointer selection (TSL = DPS.5). An additional feature, if selected, provides automatic incrementing or decrementing of the current DPTR.

STACK POINTER

The stack pointer denotes the register location at the top of the stack, which is the last used value. The user can place the stack anywhere in the scratchpad RAM by setting the stack pointer to the desired location, although the lower bytes are normally used for working registers.

I/O PORTS

The DS89C420 offers four 8-bit I/O ports. Each I/O port is represented by an SFR location, and can be written or read. The I/O port has a latch that contains the value written by software.

COUNTER/TIMERS

Three 16-bit timer/counters are available in the DS89C420. Each timer is contained in two SFR locations that can be read or written by software. The timers are controlled by other SFRs described in the "SFR Bit Description" section of the *Ultra-High-Speed Flash Microcontroller User's Guide*.

SERIAL PORTS

The DS89C420 provides two UARTs that are controlled and accessed by SFRs. Each UART has an address that is used to read and write the UART. The same address is used for read and write operations, which are distinguished by the instruction. Its own SFR control register controls each UART.

Figure 6. Memory Map



The reset default condition is a maximum on-chip program-memory address of 16kB. When accessing external program memory, the first 16kB would be inaccessible. To select a smaller effective program memory size, software must alter bits RMS2–RMS0. Altering these bits requires a timed access procedure as explained later.

Care should be taken so that changing the ROMSIZE register does not corrupt program execution. For example, assume that a DS89C420 is executing instructions from internal program memory near the 12kB boundary (~3000h) and that the ROMSIZE register is currently configured for a 16kB internal program space. If software reconfigures the ROMSIZE register to 4kB (0000h–0FFFh) in the current state, the device immediately jumps to external program execution because program code from 4kB to 16kB (1000h–3FFFh) is no longer located on-chip. This could result in code misalignment and execution of an invalid instruction. The recommended method is to modify the ROMSIZE register from a location in memory that is internal (or external) both before and after the operation. In the above example, the instruction that modifies the ROMSIZE register should be located below the

		•		
LEVEL	LB1	LB2	LB3	PROTECTION
1	1	1	1	No program lock. Encrypted verify if encryption array is programmed.
2	0	1	1	Prevent MOVC in external memory from reading program code in internal memory. EA is sampled and latched on reset. Allow no further parallel or program memory loader programming.
3	х	0	1	Level 2 plus no verify operation. Also prevent MOVX in external memory from reading internal SRAM.
4	Х	Х	0	Level 3 plus no external execution.

Table 3. Flash Memory Lock Bits

The DS89C420 provides user-selectable options that must be set before beginning software execution. The option control register uses flash bits rather than SFRs, and is individually erasable and programmable as a byte-wide register. Bit 3 of this register is defined as the watchdog POR default. Setting this bit to 1 disables the watchdog-reset function on power-up, and clearing this bit to 0 enables the watchdog-reset function automatically. Other bits of this register are undefined and are at logic 1 when read. The value of this register can be read at address FCh in parallel programming mode or when executing a verify-option control-register instruction in ROM loader mode.

The signature bytes can be read in ROM loader mode or in parallel programming mode. Reading data from addresses 30h, 31h, and 60h provides signature information about manufacturer, part, and extension as follows:

ADDRESS VALUE	FUNCTION
30h DAh	Manufacturer ID
31h 42h	DS89C420 Device ID
60h 01h	Device Extension

ROM LOADER

The full 16kB of on-chip flash program-memory space, security flash block, and external SRAM can be programmed in-system from an external source through serial port 0 under the control of a built-in ROM loader. The ROM loader also has an auto-baud feature that determines which baud rate frequencies are being used for communication and sets up the baud rate generator for communication at that frequency.

When the DS89C420 is powered up and has entered its user operating mode, the ROM loader mode can be invoked at any time by forcing RST = 1, \overline{EA} = 0, and \overline{PSEN} = 0. It remains in effect until power-down or when the condition (RST = 1 and \overline{PSEN} = \overline{EA} = 0) is removed. Entering the ROM loader mode forces the processor to start fetching from the 2kB internal ROM for program memory initialization and other loader functions.

The read/write accessibility is determined by the state of the lock bits, which can be verified directly by the ROM loader. In the ROM loader mode, a mass-erase operation also erases the memory bank select and sets it to the default state. Otherwise, the memory bank select cannot be altered in the ROM loader mode.

Flash programming is executed by a series of internal flash commands that are derived (by the built-in ROM loader) from data transmitted over the serial interface from a host PC. PC-based software tools that configure and load the microcontrollers are available at <u>www.maxim-ic.com/micros/ftpinfo.html</u>.

Full details of the ROM loader software and its implementation are given in the Ultra-High-Speed Flash Microcontroller User's Guide.



Figure 9. Non-Page Mode, External Data-Memory Access (Stretch = 0, CD1:CD2 = 10)

Figure 10. Non-Page Mode, External Data-Memory Access (Stretch = 1, CD1:CD2 = 10)



PAGE MODE, EXTERNAL MEMORY CYCLE

Page mode retains the basic circuitry requirement for original 8051 external memory interface, but alters the configuration of P0 and P2 for the purposes of address output and data I/O during external memory cycles. Additionally, the functions of ALE and PSEN are altered to support this mode of operation.

Setting the PAGEE (ACON.7) bit to logic 1 enables page mode. Clearing the PAGEE bit to a logic 0 disables the page mode and the external bus structure defaults to the original 8051 expanded bus configuration (non-page mode). The DS89C420 supports page mode in two external bus structures. The logic value of the page mode select bits in the ACON register determines the external bus structure and the basic memory cycle in the number of system clocks. Table 6 summarizes this option. The first three selections use the same bus structure but with a different memory cycle time. Setting the select bits to 11b selects another bus structure. Write access to the ACON register requires a timed access.

PAGES1-PAGES0	CLOCKS PER	MEMORY CYCLE	EXTERNAL BUS STRUCTURE		
FAGEST.FAGESU	PAGE HIT	PAGE MISS	EXTERNAL DOS STRUCTURE		
00	1	2	P0: Primary data bus. P2: Primary address bus, multiplexing both the upper byte and lower byte of the address.		
01	2	4	P0: Primary data bus. P2: Primary address bus, multiplexing both the upper byte and lower byte of the address.		
10	4	8	P0: Primary data bus. P2: Primary address bus, multiplexing both the upper byte and lower byte of the address.		
11	2	4	P0: Lower address byte. P2: The upper address byte is multiplexed with the data byte. Note: This setting affects external code fetches only; accessing the external data memory requires 4 clock cycles, regardless of page hit or miss.		

Table 6. Page Mode Select

The first page mode (page mode 1) external bus structure uses P2 as the primary address bus, (multiplexing both the most significant byte (MSB) and least significant byte (LSB) of the address for each external memory cycle) and P0 is used as the primary data bus. During external code fetches, P0 is held in a high-impedance state by the processor. Op codes are driven by the external memory onto P0 and latched at the end of the external fetch cycle at the rising edge of PSEN. During external data read/write operations, P0 functions as the data I/O bus. It is held in a high-impedance state for external reads from data memory, and driven with data during external writes to data memory.

- A page miss occurs when the MSB of the subsequent address is different from the last address. The external memory machine cycle can be 2, 4, or 8 system clocks in length for a page miss.
- A page hit occurs when the MSB of the subsequent address does not change from the last address. The external memory machine cycle can be 1, 2, or 4 system clocks in length for a page hit.

During a page hit, P2 drives Addr0–7 of the 16-bit address while the most significant address byte is held in the external address latches. $\overline{\text{PSEN}}$, $\overline{\text{RD}}$, and $\overline{\text{WR}}$ strobe accordingly for the appropriate operation on the P0 data bus. There is no ALE assertion for page hits.

During a page miss, P2 drives the Addr [8:15] of the 16-bit address and holds it for the duration of the first half of the memory cycle to allow the external address latches to latch the new most significant address byte. ALE is asserted to strobe the external address latches. During this operation, $\overrightarrow{\text{PSEN}}$, $\overrightarrow{\text{RD}}$, and $\overrightarrow{\text{WR}}$ are held in inactive states and P0 is in a high-impedance state. The second half of the memory cycle is executed as a page-hit cycle and the appropriate operation takes place.

A page miss can occur at set intervals or during external operations that require a memory access into a page of memory that has not been accessed during the last external cycle. Generally, the first external memory access causes a page miss. The new page address is stored internally, and is used to detect a page miss for the current external memory cycle.

Note that there are a few exceptions for this mode of operation when PAGES1 and PAGES2 are set to 00b:

- PSEN is asserted for both page hit and page miss for a full clock cycle.
- The execution of external MOVX instruction causes a page miss.
- A page miss occurs when fetching the next external instruction following the execution of an external MOVX instruction.

<u>Figure 11</u> shows the external memory cycle for this bus structure. The first case illustrates a back-to-back execution sequence for 1-cycle page mode (PAGES1 = PAGES0 = 0b). <u>PSEN</u> remains active during page-hit cycles, and page misses are forced during and after MOVX executions, independent of the most significant byte of the subsequent addresses. The second case illustrates a MOVX execution sequence for 2-cycle page mode (PAGES1 = 0 and PAGES0 = 1). <u>PSEN</u> is active for a full clock cycle in code fetches. Note that changing the MSB of the data address causes the page misses in this sequence. The third case illustrates a MOVX execution sequence for 4-cycle page mode (PAGES1 = 1 and PAGES0 = 0). There is no page miss in this execution cycle because the most significant byte of the data address is assumed to match the last program address.

The second page mode (page mode 2) external bus structure multiplexes the most significant address byte with data on P2, and uses P0 for the least significant address byte. This bus structure is used to speed up external code fetches only. External data-memory access cycles are identical to the non-page mode except for the different signals on P0 and P2. Figure 12 illustrates the memory cycle for external code fetches.



Figure 11. Page Mode 1, External Memory Cycle (CD1:CD0 = 10)



Figure 12. Page Mode 2, External Code Fetch Cycle (CD1:CD0 = 10)

STRETCH EXTERNAL DATA MEMORY CYCLE IN PAGE MODE

The DS89C420 allows software to adjust the speed of external data memory access by stretching the memory bus cycle in page mode operation just like non-page mode operation. The following tables summarize the stretch values and their effects on the external MOVX-memory bus cycle and the control signals' pulse width in terms of the number of oscillator clocks. A stretch machine cycle always contains four system clocks, independent of the logic value of the page mode select bits.

	STRETCH CYCLES	RD/WR PULSE WIDTH (IN NUMBER OF OSCILLATOR CLOCKS)						
MD2:MD0		4X/2X, CD1, CD0 = 100	4X/ <u>2X</u> , CD1, CD0 = 000	4X/2X, CD1, CD0 = X10	4X/2X, CD1, CD0 = X11			
000	0	0.25	0.5	1	1024			
001	1	0.75	1.5	3	3072			
010	2	1.75	3.5	7	7168			
011	3	2.75	5.5	11	11,264			
100	7	3.75	7.5	15	15,360			
101	8	4.75	9.5	19	19,456			
110	9	5.75	11.5	23	23,552			
111	10	6.75	13.5	27	27,648			

Table 7. Page Mode 1, Data Memory Cycle Stretch Values (Pages1:Pages0 = 00)

Table 8. Page Mode 1, Data Memory Cycle Stretch Values (Pages1:Pages0 = 01)

MD2:MD0	STRETCH CYCLES	RD/WR PULSE WIDTH (IN NUMBER OF OSCILLATOR CLOCKS)						
		4X/2X, CD1, CD0 = 100	4X/2X, CD1, CD0 = 000	4X/2X, CD1, CD0 = X10	4X/2X, CD1, CD0 = X11			
000	0	0.25	0.5	1	1024			
001	1	0.75	1.5	3	3072			
010	2	1.75	3.5	7	7168			
011	3	2.75	5.5	11	11,264			
100	7	3.75	7.5	15	15,360			
101	8	4.75	9.5	19	19,456			
110	9	5.75	11.5	23	23,552			
111	10	6.75	13.5	27	27.648			

MD2:MD0	STRETCH CYCLES	RD/WR PULSE WIDTH (IN NUMBER OF OSCILLATOR CLOCKS)				
		4X/ <u>2X</u> , CD1, CD0 = 100	4X/ <u>2X</u> , CD1, CD0 = 000	4X/ <u>2X</u> , CD1, CD0 = X10	4X/ <u>2X</u> , CD1, CD0 = X11	
000	0	0.5	1	2	2048	
001	1	1	2	4	4096	
010	2	2	4	8	8192	
011	3	3	6	12	12,288	
100	7	4	8	16	16,384	
101	8	5	10	20	20,480	
110	9	6	12	24	24,576	
111	10	7	14	28	28,672	

Table 9. Page Mode 1, Data Memory Cycle Stretch Values (Pages1:Pages0 = 10)

Table 10. Page Mode 2, Data Memory Cycle Stretch Values (Pages1:Pages0 = 11)

MD2:MD0	STRETCH CYCLES	RD/WR PULSE WIDTH (IN NUMBER OF OSCILLATOR CLOCKS)				
		4X/ <u>2X</u> , CD1, CD0 = 100	4X/ <u>2X</u> , CD1, CD0 = 000	4X/ <u>2X</u> , CD1, CD0 = X10	4X/ <u>2X</u> , CD1, CD0 = X11	
000	0	0.5	1	2	2048	
001	1	1	2	4	4096	
010	2	2	4	8	8192	
011	3	3	6	12	12,288	
100	7	4	8	16	16,384	
101	8	5	10	20	20,480	
110	9	6	12	24	24,576	
111	10	7	14	28	28,672	

As shown in the previous tables, the stretch feature supports eight stretched external data-memory access cycles that can be categorized into three timing groups. When the stretch value is cleared to 000b, there is no stretch on external data-memory access and a MOVX instruction is completed in two basic memory cycles. When the stretch value is set to 1, 2, or 3, the external data memory access is extended by 1, 2, or 3 stretch memory cycles, respectively. Note that the first stretch value does not result in adding four system clocks to the control signals. This is because the first stretch uses one system clock to create additional address setup and data bus float time, and one system clock to create additional address and data hold time. When using very slow RAM and peripherals, a larger stretch value (4–7) can be selected. In this stretch category, two stretch cycles are used to create additional setup (the ALE pulse width is also stretched by one stretch cycle for page miss) and one stretch cycle is used to create additional hold time. The following timing diagrams illustrate the external data-memory access at divide-by-1 system clock mode (CD1:CD0 = 10b).



Figure 13. Page Mode 1, External Data Memory Access (Pages = 01, Stretch = 1, CD = 10)

<u>Figure 13</u> illustrates the external data-memory stretch cycle timing relationship when PAGEE = 1 and PAGES1:PAGES0 = 01. The stretch cycle shown is for a stretch value of 1 and is coincident with a page miss. Note that the first stretch value does not result in adding four system clocks to the $\overline{\text{RD}/\text{WR}}$ control signals. This is because the first stretch uses one system clock to create additional setup and one system clock to create additional hold time.

timer/counters without auto-reload. Each timer can also be used as a counter of external pulses on the corresponding T0/T1 pin for 1-to-0 transitions. The timer mode (TMOD) register controls the operation mode. Each timer consists of a 16-bit register in 2 bytes, which can be found in the SFR map as TL0, TH0, TL1, and TH1. The timer control (TCON) register enables Timers 0 and 1.

Table 12. Timer Functions

FUNCTIONS	TIMER 0	TIMER 1	TIMER 2	
Timer/Counter	13/16/8 [°] /2 x 8 bit	13/16/8 [°] bit	16 bit	
Timer with Capture	No	No	Yes	
External Control-Pulse Counter	Yes	Yes	No	
Up/Down Auto-Reload Timer/Counter	No	No	Yes	
Baud Rate Generator	No	Yes	Yes	
Timer-Output Clock Generator	No	No	Yes	

*8-bit timer/counter includes auto-reload feature: 2- x 8-bit mode does not.

Timer 2 is a true 16-bit timer/counter that, with a 16-bit capture (RCAP2L and RCAP2H) register, is able to provide some unique functions like up/down auto-reload timer/counter and timer-output clock generation. Timer 2 (registers TL2 and TH2) is enabled by the T2CON register, and its mode of operation is selected by the T2MOD register.

Each timer has a selectable time base (Table 14). Following a reset, the timers default to divide-by-12 to maintain drop-in compatible with the 8051. If Timer 2 is used as a baud rate generator or clock output, its time base is fixed at divide by 2, regardless of the setting of its timer mode bits.

For details of operation, refer to "Programmable Timers" in the Ultra-High-Speed Flash Microcontroller User's Guide.

TIMED ACCESS

The timed access function provides control verification to system functions. The timed access function prevents an errant CPU from making accidental changes to certain SFR bits that are considered vital to proper system operation. This is achieved by using software control when accessing the following SFR control bits:

WDCON.0	RWT	Reset Watchdog Timer
WDCON.1	EWT	Watchdog Reset Enable
WDCON.3	WDIF	Watchdog Interrupt Flag
WDCON.6	POR	Power-On Reset Flag
EXIF.0	BGS	Bandgap Select
ACON.5	PAGES0	Page Mode Select Bit 0
ACON.6	PAGES1	Page Mode Select Bit 1
ACON.7	PAGEE	Page Mode Enable
ROMSIZE.0	RMS0	Program Memory Size Select Bit 0
ROMSIZE.1	RMS1	Program Memory Size Select Bit 1
ROMSIZE.2	RMS2	Program Memory Size Select Bit 2
ROMSIZE.3	PRAME	Program RAM Enable
FCNTL.0	FC0	Flash Command Bit 0
FCNTL.1	FC1	Flash Command Bit 1
FCNTL.2	FC2	Flash Command Bit 2
FCNTL.3	FC3	Flash Command Bit 3

1 2

WATCHDOG TIMER

The watchdog timer functions as the source of both the watchdog interrupt and the watchdog reset. When the clock divider is set to 10b, the interrupt timeout has a default divide ratio of 2^{17} of the crystal oscillator clock, with the watchdog reset set to timeout 512 system clock cycles later. This results in a 33MHz crystal oscillator producing an interrupt timeout every 3.9718ms, followed 15.5µs later by a watchdog reset. The watchdog timer is reset to the default divide ratio following any reset. Using the WD0 and WD1 bits in the clock control (CKCON.6 and 7) register, other divide ratios can be selected for longer watchdog interrupt periods. Table 13 summarizes the watchdog bit settings and the timeout values.

Note: All watchdog-timer reset timeouts follow the programmed interrupt timeouts by 512 system clock cycles, which equates to varying numbers of oscillator cycles depending on the clock-divide (CD1:0) and crystal multiplier settings.

4X/2X	CD1:0	WATCHDOG INTERRUPT TIMEOUT			WATCHDOG RESET TIMEOUT				
		WD1:0 = 00	WD1:0 = 01	WD1:0 = 10	WD1:0 = 11	WD1:0 = 00	WD1:0 = 01	WD1:0 = 10	WD1:0 = 11
1	00	2 ¹⁵	2 ¹⁸	2 ²¹	2 ²⁴	2 ¹⁵ + 128	2 ¹⁸ + 128	2 ²¹ + 128	2 ²⁴ + 128
0	00	2 ¹⁶	2 ¹⁹	2 ²²	2 ²⁵	2 ¹⁶ + 256	2 ¹⁹ + 256	2 ²² + 256	2 ²⁵ + 256
х	01	2 ¹⁷	2 ²⁰	2 ²³	2 ²⁶	2 ¹⁷ + 512	2 ²⁰ + 512	2 ²³ + 512	2 ²⁶ + 512
х	10	2 ¹⁷	2 ²⁰	2 ²³	2 ²⁶	2 ¹⁷ + 512	2 ²⁰ + 512	2 ²³ + 512	2 ²⁶ + 512
х	11	2 ²⁷	2 ³⁰	2 ³³	2 ³⁶	2 ²⁷ + 524,288	2 ³⁰ + 524,288	2 ³³ + 524,288	2 ³⁶ + 524,288

Table 13. Watchdog Timeout Value (in Number of Oscillator Clocks)

A watchdog control (WDCON) SFR is used for programming the functions. EWT (WDCON.1) is the enable for the watchdog-timer reset function and RWT (WDCON.0) is the bit used to restart the watchdog timer. Setting the RWT bit restarts the timer for another full interval. If the watchdog timer reset function is masked by the EWT bit and no resets are issued to the timer through the RWT bit, the watchdog timer generates interrupt timeouts at a rate determined by the programmed divide ratio. WDIF (WDCON.3) is the interrupt flag set at timer termination and WTRF (WDCON.2) is the reset flag set following a watchdog-reset timeout. The watchdog interrupt is enabled by the EWDI bit (EIE.4) when it is set to 1. The watchdog timer reset and interrupt timeouts are measured by counting system clock cycles.

An independent watchdog timer functions as the crystal startup counter to count 65,536 crystal clock cycles before allowing the crystal oscillator to function as the system clock. This warmup time is verified by the watchdog timer following each power-up as well as each time the crystal is restarted following a stop mode. The watchdog is also used to establish a startup time whenever the CTM in the PMR register is set to enable the crystal multiplier (4X/2X).

One of the applications of the watchdog timer is for the watchdog to wake up the system from idle mode. The watchdog interrupt can be programmed to allow a system to wake up periodically to sample the external world.

EXTERNAL RESET

If the RST input is taken to a logic 1, the device is forced into a reset state. An external reset is accomplished by holding the RST pin high for at least 3 clock cycles while the oscillator is running. Once the reset state is invoked, it is maintained as long as RST is pulled to logic 1. When the RST is removed, the processor exits the reset state within 4 clock cycles and begins execution at address 0000h. If a RST is applied while the processor is in stop mode, the RST causes the oscillator to begin running and forces the program counter to 0000h. There is a reset delay of 65,536 clock cycles to allow the oscillator to stabilize.

The RST pin is a bidirectional I/O. If a reset is caused by a power-fail reset, a watchdog timer reset, or an internal system reset, an output-reset pulse is also generated at the RST pin. This reset pulse is asserted as long as an internal reset is asserted and may not be able to drive the reset signal out if the RST pin is connected to an RC circuit. Connecting the RST pin to a capacitor does not affect the internal reset condition.



PIN CONFIGURATIONS



