

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "Embedded -**Microcontrollers**"

Details	
Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	33MHz
Connectivity	EBI/EMI, SIO, UART/USART
Peripherals	Power-Fail Reset, WDT
Number of I/O	32
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	44-PLCC (16.59x16.59)
Purchase URL	https://www.e-xfl.com/product-detail/analog-devices/ds89c420-qnl

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

PARAMETER SYMBOL		1 CYCLE PAGE MODE 1		2 CYCLE PAGE MODE 1		4 CYCLE PAGE MODE 1		PAGE MODE 2		NON-PAGE MODE		UNITS
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Port 2 Address to Valid Data In (Note 2)	t <sub>AVDV2</sub>		t <sub>CLCL</sub> - 16 + t <sub>STC1</sub>		1.5t <sub>CLCL</sub> - 16 + t <sub>STC1</sub>		3.5t <sub>CLCL</sub> - 16 + t <sub>STC1</sub>		3.0t <sub>CLCL</sub> - 16 + t <sub>STC1</sub>		3.5t <sub>CLCL</sub> - 20 + t <sub>STC1</sub>	ns
ALE Low to RD or WR Low (Note 2)	t <sub>LLRL</sub> (t <sub>LLWL)</sub>	0.5t <sub>CLCL</sub> - 8 + t <sub>STC2</sub>	0.5t <sub>CLCL</sub> + 1 + t <sub>STC2</sub>	2t <sub>CLCL</sub> - 8 + t <sub>STC2</sub>	2t <sub>CLCL</sub> + 8 + t <sub>STC2</sub>	4t <sub>CLCL</sub> - 8 + t <sub>STC2</sub>	4t <sub>CLCL</sub> + 8 + t <sub>STC2</sub>	0.5t <sub>CLCL</sub> - 8 + t <sub>STC2</sub>	0.5t <sub>CLCL</sub> + 4 + t <sub>STC2</sub>	0.5t <sub>CLCL</sub> - 8 + t <sub>STC2</sub>	0.5t <sub>CLCL</sub> + 4 + t <sub>STC2</sub>	ns
Port 0 Address Valid to RD or WR Low (Note 2)	t <sub>AVRL0</sub> (t <sub>AVWL0)</sub>							1.5t <sub>CLCL</sub> - 5 + t <sub>STC2</sub>		t <sub>CLCL</sub> - 5 + t <sub>STC2</sub>		ns
Port 2 Address Valid to RD or WR Low (Note 2)	t <sub>AVRL2</sub> (t <sub>AVWL2)</sub>	0 + t <sub>STC5</sub> - 5		0.5t <sub>CLCL</sub> - 5 + t <sub>STC5</sub>		1.5t <sub>CLCL</sub> - 5 + t <sub>STC5</sub>		t <sub>CLCL</sub> - 5 + t <sub>STC5</sub>		1.5t <sub>CLCL</sub> - 5 + t <sub>STC5</sub>		ns
Data Out Valid to WR Transition (Note 1)	$t_{\scriptscriptstyle QVWX}$	-5		-5		-5		-5		-5		ns
Data Hold After WR (Note 1)	t <sub>whax</sub>	20		20		20		20		20		ns
RD or WR High to ALE High (Note 1)	t <sub>RHLH</sub> (twHLH)	t <sub>STC2</sub> - 2	$t_{STC2} + 6$	t <sub>STC2</sub> - 2	t <sub>STC2</sub> + 6	t <sub>STC2</sub> - 2	$t_{STC2} + 6$	t <sub>STC2</sub> - 2	$t_{STC2} + 6$	t <sub>STC2</sub> - 2	t <sub>STC2</sub> + 6	ns

<sup>\*</sup>Specifications to -40°C are guaranteed by design and not production tested.

Figure 2. Page-Mode 1 Timing





Figure 3. Page-Mode 2 Timing



# **EXTERNAL CLOCK CHARACTERISTICS**

 $(V_{CC} = 4.5V \text{ to } 5.5V; T_A = -40^{\circ}C \text{ to } +85^{\circ}C.)^*$ 

PARAMETER	SYMBOL	MIN	MAX	UNITS
Clock High Time	t <sub>CHCX</sub>	10		ns
Clock Low Time	t <sub>CLCX</sub>	10		ns
Clock Rise Time	t <sub>CLCH</sub>		5	ns
Clock Fall Time	t <sub>CHCL</sub>		5	ns

# **SERIAL PORT MODE 0 TIMING CHARACTERISTICS**

 $(V_{CC} = 4.5V \text{ to } 5.5V; T_A = -40^{\circ}C \text{ to } +85^{\circ}C.)^* (Figure 4)$ 

PARAMETER	SYMBOL CONDITIONS		33N	ИHz	VARIABLE		UNITS	
PARAWETER	STWIBOL	STWIBOL CONDITIONS		MAX	MIN	MAX	UNITS	
Clock Cycle Time	4	SM2 = 0	360		12t <sub>CLCL</sub>		no	
Clock Cycle Time	t <sub>XLXL</sub>	SM2 = 1	120		4t <sub>CLCL</sub>		ns	
Output Data Setup to	4	SM2 = 0	200		10t <sub>CLCL</sub> - 100			
Clock Rising	t <sub>QVXH</sub>	SM2 = 1	40		3t <sub>CLCL</sub> - 10		ns	
Output Data Hold to Clock	t <sub>XHQX</sub>	SM2 = 0	50		2t <sub>CLCL</sub> - 10		ns	
Rising		SM2 = 1	20		t <sub>CLCL</sub> - 100		115	
Input Data Hold after	4	SM2 = 0	0		0		ns	
Clock Rising	t <sub>XHDX</sub>	SM2 = 1	0		0		110	
Clock Rising Edge to Input	<b>t</b>	SM2 = 0		200		10t <sub>CLCL</sub> - 100	ns	
Data Valid	t <sub>XHDV</sub>	SM2 = 1		40		3t <sub>CLCL</sub> - 50	115	

Note: SM2 is the serial port 0, mode bit 2. When serial port 0 is operating in mode 0 (SM0 = SM1 = 0), SM2 determines the number of crystal clocks in a serial-port clock cycle.

<sup>\*</sup>Specifications to -40°C are guaranteed by design and not production tested.

# POWER CYCLE TIMING CHARACTERISTICS

 $(V_{CC} = 4.5V \text{ to } 5.5V; T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C.}) \text{ (Note 1)}$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Crystal Startup Time	t <sub>csu</sub>	(Note 2)		8		ms
Power-On Reset Delay	t <sub>POR</sub>	(Note 3)		65,536		t <sub>CLCL</sub>

Note 1: Specifications to -40°C are guaranteed by design and not production tested.

Note 2: Startup time for a crystal varies with load capacitance and manufacturer. Time shown is for a 11.0592MHz crystal manufactured by Fox Electronics.

Note 3: Reset delay is a synchronous counter of crystal oscillations after crystal startup. Counting begins when the level on the XTAL1 pin meets the V<sub>IH2</sub> criteria. At 33MHz, this time is 1.99ms.

# FLASH MEMORY PROGRAMMING CHARACTERISTICS

 $(V_{CC} = 4.5V \text{ to } 5.5V; T_A = +21^{\circ}C \text{ to } +27^{\circ}C.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Oscillator Frequency	1 / t <sub>CLCL</sub>		4		6	MHz
Address Setup to PROG Low	t <sub>AVGL</sub>		48t <sub>CLCL</sub>			
Address Hold After PROG	t <sub>GHAX</sub>		48t <sub>CLCL</sub>			
Data Setup to PROG Low	$t_{DVGL}$		48t <sub>CLCL</sub>			
Data Hold After PROG	t <sub>GHDX</sub>		48t <sub>CLCL</sub>			
PROG Pulse Width	t <sub>GLGH</sub>		85		100	μS
Address to Data Valid	t <sub>AVQV</sub>				48t <sub>CLCL</sub>	
Enable Low to Data Valid	$t_{\sf ELQV}$				48t <sub>CLCL</sub>	
Data Float After Enable	t <sub>EHQZ</sub>		0		48t <sub>CLCL</sub>	
PROG High to PROG Low	t <sub>GHGL</sub>		10			μS

# **PIN DESCRIPTION**

DIP	PIN PLCC	TQFP	NAME	FUNCTION			
40	12, 44	6, 38	V <sub>CC</sub>	V <sub>CC</sub> - +5V			
20	1, 22, 23, 34	16, 17, 28, 39	GND	Logic Ground			
9	10	4	RST	External Reset. The RST input pin is bidirectional and contains a Schmitt trigger to recognize external active-high reset inputs. The pin also employs an internal pulldown resistor to allow for a combination of wire-ORed externareset sources. An RC is not required for power-up, since the device provides this function internally.			
19	21	15	XTAL1	XTAL1, XTAL2. The crystal oscillator pins XTAL1 and XTAL2 provide support			
18	20	14	XTAL2	for fundamental mode parallel resonant, AT cut crystals. XTAL1 also acts as an input if there is an external clock source in place of a crystal. XTAL2 serves as the output of the crystal amplifier.			
29	32	26	PSEN	Program Store Enable. This signal is commonly connected to optional external program memory as a chip enable. PSEN provides an active-low pulse and is driven high when external program memory is not being accessed. In 1-cycle page mode 1, PSEN remains low for consecutive page hits.			
30	33	27	ALE/PROG	Address Latch Enable. Functions as a clock to latch the external address LSB from the multiplexed address/data bus on Port 0. This signal is commonly connected to the latch enable of an external 373 family transparent latch. In default mode, ALE has a pulse width of 1.5 XTAL1 cycles and a period of four XTAL1 cycles. In page mode, the ALE pulse width is altered according to the page mode selection. In traditional 8051 mode, ALE is high when using the EMI reduction mode and during a reset condition. ALE can be enabled by writing ALEON = 1 (PMR.2). Note that ALE operates independently of ALEON during external memory accesses. As an alternate mode, this pin (PROG) is used to execute the parallel program function.			
39	43	37	P0.0 (AD0)				
38	42	36	P0.1 (AD1)	Port 0 (AD0–7), I/O. Port 0 is an open-drain 8-bit, bidirectional I/O port. As an alternate function, Port 0 can function as the multiplexed address/data bus to			
37	41	35	P0.2 (AD2)	access off-chip memory. During the time when ALE is high, the LSB of a			
36	40	34	P0.3 (AD3)	memory address is presented. When ALE falls to a logic 0, the port			
35	39	33	P0.4 (AD4)	transitions to a bidirectional data bus. This bus is used to read external program memory and read/write external RAM or peripherals. When used as			
34	38	32	P0.5 (AD5)	a memory bus, the port provides weak pullups for logic 1 outputs. The reset			
33	37	31	P0.6 (AD6)	condition of Port 0 is three-state. Pullup resistors are required when using			
32	36	30	P0.7 (AD7)	Port 0 as an I/O port.			
1–8	2–9	40–44, 1–	P1.0–P1.7	Port 1, I/O. Port 1 functions as both an 8-bit, bidirectional I/O port and an alternate functional interface for timer 2 I/O, new external interrupts, and new serial port 1. The reset condition of port 1 is with all bits at logic 1. In this state, a weak pullup holds the port high. This condition also serves as an input state, since any external circuit that writes to the port overcomes the weak pullup. When software writes a 0 to any port pin, the DS89C420 activates a strong pulldown that remains on until either a 1 is written or a reset occurs. Writing a 1 after the port has been at 0 causes a strong transition driver to turn on, followed by a weaker sustaining pullup. Once the momentary strong driver turns off, the port again becomes the output high (and input) state. The alternate functions of Port 1 are outlined below.			
1	2	40		PORT         ALTERNATE         FUNCTION           P1.0         T2         External I/O for Timer/Counter 2			
2	3	41		P1.1 T2EX Timer 2 Capture/Reload Trigger			
3	4	42		P1.2 RXD1 Serial Port 1 Receive			
4	5	43		P1.3 TXD1 Serial Port 1 Transmit			
<u>5</u>	6 7	44 1		P1.4 INT2 External Interrupt 2 (Positive Edge Detect) P1.5 INT3 External Interrupt 3 (Negative Edge Detect)			
7	8	2		P1.6 INT4 External Interrupt 4 (Positive Edge Detect)			
8	9	3	· 	P1.7 INT5 External Interrupt 5 (Negative Edge Detect)			

# **PIN DESCRIPTION (continued)**

	PIN		NAME	FUNCTION				
DIP	PLCC	PDIP	NAME					
21	24	18	P2.0 (A8)	Port 2 (A8–15), I/O. Port 2 is an 8-bit, bidirectional I/O port. The reset condition of port 2 is logic high. In this state, a weak pullup holds the port high.				
22	25	19	P2.1 (A9)	This conditio	n also serves as an i	input mode, since any external circuit that		
23	26	20	P2.2 (A10)			weak pullup. When software writes a 0 to any a strong pulldown that remains on until		
24	27	21	P2.3 (A11)	either a 1 is v	written or a reset occ	curs. Writing a 1 after the port has been at 0		
25	28	22	P2.4 (A12)			to turn on, followed by a weaker sustaining ng driver turns off, the port again becomes		
26	29	23	P2.5 (A13)			ate. As an alternate function, port 2 can all address bus when reading external		
27	30	24	P2.6 (A14)	program mer	mory and read/write	external RAM or peripherals. In page mode		
28	31	25	P2.7 (A15)		vides both the MSB and ovides the MSB and	and LSB of the external address bus; in page data.		
10–17	11, 13–19	5, 7–13	P3.0-P3.7	Port 3, I/O. Port 3 functions as both an 8-bit, bidirectional I/O port and an alternate functional interface for external interrupts, serial port 0, timer 0 and 1 inputs, and $\overline{\mathbb{RD}}$ and $\overline{\mathbb{WR}}$ strobes. The reset condition of port 3 is with all bits at logic 1. In this state, a weak pullup holds the port high. This condition also serves as an input mode, since any external circuit that writes to the port overcomes the weak pullup. When software writes a 0 to any port pin, the DS89C420 activates a strong pulldown that remains on until either a 1 is written or a reset occurs. Writing a 1 after the port has been at 0 causes a strong transition driver to turn on, followed by a weaker sustaining pullup. Once the momentary strong driver turns off, the port again becomes both the output high and input state. The alternate modes of Port 3 are outlined below.				
10	11	5	P3.0	PORT P3.0	ALTERNATE RXD0	FUNCTION Serial Port 0 Receive		
11	13	7	P3.0 P3.1	P3.0 P3.1	TXD0	Serial Port 0 Receive Serial Port 0 Transmit		
12	14	8	P3.1	P3.1 P3.2	INTO	External Interrupt 0		
13	15	9	P3.2 P3.3	P3.2 P3.3	INTO INT1	External Interrupt 1		
14	16	10	P3.4	P3.3 P3.4	T0	Timer 0 External Input		
15	17	11	P3.4 P3.5	P3.4 P3.5	T1	Timer 0 External Input Timer 1 External Input		
16	18	12	P3.6	P3.6	WR	External Data Memory Write Strobe		
17	19	13	P3.7	P3.7	RD	External Data Memory Read Strobe		
31	35	29	ĒĀ	External Access. Allows selection of internal or external program memory.  Connect to ground to force the DS89C420 to use an external memory- program memory. The internal RAM is still accessible as determined by register settings. Connect to V <sub>CC</sub> to use internal flash memory.				

**Control &** PC Interrupt **SFRs** Sequencer Internal **AR Inc DPTR** Registers DPTR1 AR **CPU** SP Decoder **IR** Address Bus Internal Control Bus Timer / 1Kx 8 16K x 8 Serial I/O I/O Ports **Counters RAM** Flash **Watchdog Timer** Clock & **ROM** Memory Reset Control Loader **Power Manager** LE/PROG+ XTAL2▲ Dallas Semiconductor PSEN EA P0 P1 P2 P3 RST DS89C420

Figure 5. Block Diagram

# **DETAILED DESCRIPTION**

The DS89C420 is pin compatible with all three packages of the standard 8051 and includes standard resources such as three timer/counters, four 8-bit I/O ports, and a serial port. It features 16kB of in-system programmable flash memory, which can be programmed in-system from an I/O port using a built-in program memory loader. It can also be loaded externally using standard commercially available programmers.

Besides greater speed, the DS89C420 includes 1kB of data RAM, a second full-hardware serial port, seven additional interrupts, two more levels of interrupt priority, programmable watchdog timer, brownout monitor, and power-fail reset. The device also provides dual data pointers (DPTRs) to speed up block-data memory moves. This feature is further enhanced with a new selectable automatic increment/decrement and toggle-select operation. The speed of MOVX data memory access can be adjusted by adding stretch values up to 10 machine cycle times for flexibility in selecting external memory and peripherals.

A power management mode (PMM) significantly consumes less power by slowing the CPU execution rate from 1 clock period per cycle to 1024 clock periods per cycle. A selectable switchback feature can automatically cancel this mode to enable a normal speed response to interrupts.

The EMI reduction feature disables the ALE signal when the processor is not accessing external memory.

All standard SFR locations from the 8051 are duplicated in the DS89C420 and several SFRs have been added for the unique features of the DS89C420. Most of these features are controlled by bits in SFRs located in unused locations in the 8051 SFR map. This allows for increased functionality while maintaining complete instruction set compatibility. Table 1 summarizes the SFRs and their locations. Table 2 specifies the default reset condition for all SFR bits.

#### **DATA POINTERS**

The data pointers (DPTR and DPTR1) are used to assign a memory address for the MOVX instructions. This address can point to a MOVX RAM location (on-chip or off-chip), or a memory-mapped peripheral. Two pointers are useful when moving data from one memory area to another, or when using a memory-mapped peripheral for both source and destination addresses. The user selects the active pointer through a dedicated SFR bit (Sel = DPS.0), or activates an automatic toggling feature for altering the pointer selection (TSL = DPS.5). An additional feature, if selected, provides automatic incrementing or decrementing of the current DPTR.

#### STACK POINTER

The stack pointer denotes the register location at the top of the stack, which is the last used value. The user can place the stack anywhere in the scratchpad RAM by setting the stack pointer to the desired location, although the lower bytes are normally used for working registers.

### I/O PORTS

The DS89C420 offers four 8-bit I/O ports. Each I/O port is represented by an SFR location, and can be written or read. The I/O port has a latch that contains the value written by software.

#### **COUNTER/TIMERS**

Three 16-bit timer/counters are available in the DS89C420. Each timer is contained in two SFR locations that can be read or written by software. The timers are controlled by other SFRs described in the "SFR Bit Description" section of the *Ultra-High-Speed Flash Microcontroller User's Guide*.

#### SERIAL PORTS

The DS89C420 provides two UARTs that are controlled and accessed by SFRs. Each UART has an address that is used to read and write the UART. The same address is used for read and write operations, which are distinguished by the instruction. Its own SFR control register controls each UART.

**Table 3. Flash Memory Lock Bits** 

LEVEL	LB1	LB2	LB3	PROTECTION
1	1	1	1	No program lock. Encrypted verify if encryption array is programmed.
2	0	1	1	Prevent MOVC in external memory from reading program code in internal memory. $\overline{EA}$ is sampled and latched on reset. Allow no further parallel or program memory loader programming.
3	X	0	1	Level 2 plus no verify operation. Also prevent MOVX in external memory from reading internal SRAM.
4	X	Х	0	Level 3 plus no external execution.

The DS89C420 provides user-selectable options that must be set before beginning software execution. The option control register uses flash bits rather than SFRs, and is individually erasable and programmable as a byte-wide register. Bit 3 of this register is defined as the watchdog POR default. Setting this bit to 1 disables the watchdog-reset function on power-up, and clearing this bit to 0 enables the watchdog-reset function automatically. Other bits of this register are undefined and are at logic 1 when read. The value of this register can be read at address FCh in parallel programming mode or when executing a verify-option control-register instruction in ROM loader mode.

The signature bytes can be read in ROM loader mode or in parallel programming mode. Reading data from addresses 30h, 31h, and 60h provides signature information about manufacturer, part, and extension as follows:

ADDRESS VALUE	FUNCTION
30h DAh	Manufacturer ID
31h 42h	DS89C420 Device ID
60h 01h	Device Extension

## **ROM LOADER**

The full 16kB of on-chip flash program-memory space, security flash block, and external SRAM can be programmed in-system from an external source through serial port 0 under the control of a built-in ROM loader. The ROM loader also has an auto-baud feature that determines which baud rate frequencies are being used for communication and sets up the baud rate generator for communication at that frequency.


When the DS89C420 is powered up and has entered its user operating mode, the ROM loader mode can be invoked at any time by forcing RST = 1,  $\overline{EA}$  = 0, and  $\overline{PSEN}$  = 0. It remains in effect until power-down or when the condition (RST = 1 and  $\overline{PSEN}$  =  $\overline{EA}$  = 0) is removed. Entering the ROM loader mode forces the processor to start fetching from the 2kB internal ROM for program memory initialization and other loader functions.

The read/write accessibility is determined by the state of the lock bits, which can be verified directly by the ROM loader. In the ROM loader mode, a mass-erase operation also erases the memory bank select and sets it to the default state. Otherwise, the memory bank select cannot be altered in the ROM loader mode.

Flash programming is executed by a series of internal flash commands that are derived (by the built-in ROM loader) from data transmitted over the serial interface from a host PC. PC-based software tools that configure and load the microcontrollers are available at <a href="https://www.maxim-ic.com/micros/ftpinfo.html">www.maxim-ic.com/micros/ftpinfo.html</a>.

Full details of the ROM loader software and its implementation are given in the *Ultra-High-Speed Flash Microcontroller User's Guide*.

Figure 7. Interfacing the Bootloader to a PC



# PARALLEL PROGRAMMING

The DS89C420 allows parallel programming of its internal flash memory compatible with standard flash or EPROM programmers. In parallel programming mode, a mass-erase command is used to erase all memory locations in the 16kB program memory, the security block, and the memory bank select. Erasing the memory bank select sets it to the default state; the memory bank select cannot be altered otherwise. If lock bit LB2 has not been programmed, the program code can be read back for verification. The state of the lock bits can also be verified directly in the parallel programming mode. One instruction is used to read signature information (at addresses 30, 31, and 60h). Separate instructions are used for the option control register.

The following sequence can be used to program the flash memory in the parallel programming mode:

- 1) The DS89C420 is powered up and running at a clock speed between 4MHz and 6MHz.
- 2) Set RST =  $\overline{EA}$  = 1 and  $\overline{PSEN}$  = 0.
- 3) Apply the appropriate logic combination to pins P2.6, P2.7, P3.6, and P3.7 to select one of the flash instructions shown in Table 7.
  - For program operation, apply the desired address to pins P1.7:0 and P2.5:0. Data is written to port 0. For verify operation, apply the desired address to pins P1.7:0 and P2.5:0. Data is read at port 0.
- 4) Pulse ALE/PROG once to perform an erase/program operation.
- 5) Repeat steps 3 and 4 as necessary.

# **ON-CHIP MOVX DATA MEMORY**

On-chip data memory is provided by the 1kB SRAM and occupies addresses 0000h through 03FFh. The internal data memory is disabled after a power-on reset, and any MOVX instruction directs the data memory access to the external data memory. To enable the internal data memory, software must configure the data memory enable bits DME1 and DME0 (PMR.1-0). See "SFR Bit Descriptions" in the *Ultra-High-Speed Flash Microcontroller User's Guide* for data memory configurations. Once enabled, MOVX instructions with addresses inside the 1k range access the on-chip data memory, and addresses exceeding the 1k range automatically access external data memory.

An internal data memory cycle spans only one system clock period to support fast internal execution.

# PAGE MODE, EXTERNAL MEMORY CYCLE

Page mode retains the basic circuitry requirement for original 8051 external memory interface, but alters the configuration of P0 and P2 for the purposes of address output and data I/O during external memory cycles. Additionally, the functions of ALE and PSEN are altered to support this mode of operation.

Setting the PAGEE (ACON.7) bit to logic 1 enables page mode. Clearing the PAGEE bit to a logic 0 disables the page mode and the external bus structure defaults to the original 8051 expanded bus configuration (non-page mode). The DS89C420 supports page mode in two external bus structures. The logic value of the page mode select bits in the ACON register determines the external bus structure and the basic memory cycle in the number of system clocks. Table 6 summarizes this option. The first three selections use the same bus structure but with a different memory cycle time. Setting the select bits to 11b selects another bus structure. Write access to the ACON register requires a timed access.

Table 6. Page Mode Select

PAGES1:PAGES0	CLOCKS PER I	MEMORY CYCLE	EXTERNAL BUS STRUCTURE
PAGES I.PAGESU	PAGE HIT	PAGE MISS	EXTERNAL BOS STRUCTURE
00	1	2	P0: Primary data bus. P2: Primary address bus, multiplexing both the upper byte and lower byte of the address.
01	2	4	P0: Primary data bus. P2: Primary address bus, multiplexing both the upper byte and lower byte of the address.
10	4	8	P0: Primary data bus. P2: Primary address bus, multiplexing both the upper byte and lower byte of the address.
11	2	4	P0: Lower address byte. P2: The upper address byte is multiplexed with the data byte.  Note: This setting affects external code fetches only; accessing the external data memory requires 4 clock cycles, regardless of page hit or miss.

The first page mode (page mode 1) external bus structure uses P2 as the primary address bus, (multiplexing both the most significant byte (MSB) and least significant byte (LSB) of the address for each external memory cycle) and P0 is used as the primary data bus. During external code fetches, P0 is held in a high-impedance state by the processor. Op codes are driven by the external memory onto P0 and latched at the end of the external fetch cycle at the rising edge of  $\overline{\text{PSEN}}$ . During external data read/write operations, P0 functions as the data I/O bus. It is held in a high-impedance state for external reads from data memory, and driven with data during external writes to data memory.

- A page miss occurs when the MSB of the subsequent address is different from the last address. The external memory machine cycle can be 2, 4, or 8 system clocks in length for a page miss.
- A page hit occurs when the MSB of the subsequent address does not change from the last address. The external memory machine cycle can be 1, 2, or 4 system clocks in length for a page hit.

During a page hit, P2 drives Addr0–7 of the 16-bit address while the most significant address byte is held in the external address latches.  $\overline{\text{PSEN}}$ ,  $\overline{\text{RD}}$ , and  $\overline{\text{WR}}$  strobe accordingly for the appropriate operation on the P0 data bus. There is no ALE assertion for page hits.

During a page miss, P2 drives the Addr [8:15] of the 16-bit address and holds it for the duration of the first half of the memory cycle to allow the external address latches to latch the new most significant address byte. ALE is asserted to strobe the external address latches. During this operation,  $\overline{\text{PSEN}}$ ,  $\overline{\text{RD}}$ , and  $\overline{\text{WR}}$  are held in inactive states and P0 is in a high-impedance state. The second half of the memory cycle is executed as a page-hit cycle and the appropriate operation takes place.

A page miss can occur at set intervals or during external operations that require a memory access into a page of memory that has not been accessed during the last external cycle. Generally, the first external memory access causes a page miss. The new page address is stored internally, and is used to detect a page miss for the current external memory cycle.




Figure 11. Page Mode 1, External Memory Cycle (CD1:CD0 = 10)




Figure 13. Page Mode 1, External Data Memory Access (Pages = 01, Stretch = 1, CD = 10)

Figure 13 illustrates the external data-memory stretch cycle timing relationship when PAGEE = 1 and PAGES1:PAGES0 = 01. The stretch cycle shown is for a stretch value of 1 and is coincident with a page miss. Note that the first stretch value does not result in adding four system clocks to the  $\overline{RD/WR}$  control signals. This is because the first stretch uses one system clock to create additional setup and one system clock to create additional hold time.




Figure 14. Page Mode 1, External Data Memory Access (Pages = 01, Stretch = 4, CD = 10)

<u>Figure 14</u> shows the timing relationship for a slow peripheral interface (stretch value = 4). Note that a page hit data-memory cycle is shorter than a page miss data-memory cycle. The ALE pulse width is also stretched by a stretch cycle in the case of page miss.

The stretched data-memory bus-cycle timing relationship for PAGES = 11 is identical to non-page mode operation since the basic data-memory cycle always contains four system clocks in this page mode operation.

# **INTERRUPTS**

The DS89C420 provides 13 interrupt vector sources. All interrupts, with the exception of the power-fail, are controlled by a series combination of individual enable bits and a global enable (EA) in the interrupt enable register (IE.7). Setting  $\overline{EA}$  to logic 1 allows individual interrupts to be enabled. Setting EA to a logic 0 disables all interrupts

timer/counters without auto-reload. Each timer can also be used as a counter of external pulses on the corresponding T0/T1 pin for 1-to-0 transitions. The timer mode (TMOD) register controls the operation mode. Each timer consists of a 16-bit register in 2 bytes, which can be found in the SFR map as TL0, TH0, TL1, and TH1. The timer control (TCON) register enables Timers 0 and 1.

Table 12. Timer Functions

FUNCTIONS	TIMER 0	TIMER 1	TIMER 2
Timer/Counter	13/16/8 <sup>*</sup> /2 x 8 bit	13/16/8 <sup>*</sup> bit	16 bit
Timer with Capture	No	No	Yes
External Control-Pulse Counter	Yes	Yes	No
Up/Down Auto-Reload Timer/Counter	No	No	Yes
Baud Rate Generator	No	Yes	Yes
Timer-Output Clock Generator	No	No	Yes

<sup>\*8-</sup>bit timer/counter includes auto-reload feature; 2- x 8-bit mode does not.

Timer 2 is a true 16-bit timer/counter that, with a 16-bit capture (RCAP2L and RCAP2H) register, is able to provide some unique functions like up/down auto-reload timer/counter and timer-output clock generation. Timer 2 (registers TL2 and TH2) is enabled by the T2CON register, and its mode of operation is selected by the T2MOD register.

Each timer has a selectable time base (<u>Table 14</u>). Following a reset, the timers default to divide-by-12 to maintain drop-in compatible with the 8051. If Timer 2 is used as a baud rate generator or clock output, its time base is fixed at divide by 2, regardless of the setting of its timer mode bits.

For details of operation, refer to "Programmable Timers" in the *Ultra-High-Speed Flash Microcontroller User's Guide*.

#### **TIMED ACCESS**

The timed access function provides control verification to system functions. The timed access function prevents an errant CPU from making accidental changes to certain SFR bits that are considered vital to proper system operation. This is achieved by using software control when accessing the following SFR control bits:

WDCON.0	RWT	Reset Watchdog Timer
WDCON.1	EWT	Watchdog Reset Enable
WDCON.3	WDIF	Watchdog Interrupt Flag
WDCON.6	POR	Power-On Reset Flag
EXIF.0	BGS	Bandgap Select
ACON.5	PAGES0	Page Mode Select Bit 0
ACON.6	PAGES1	Page Mode Select Bit 1
ACON.7	PAGEE	Page Mode Enable
ROMSIZE.0	RMS0	Program Memory Size Select Bit 0
ROMSIZE.1	RMS1	Program Memory Size Select Bit 1
ROMSIZE.2	RMS2	Program Memory Size Select Bit 2
ROMSIZE.3	PRAME	Program RAM Enable
FCNTL.0	FC0	Flash Command Bit 0
FCNTL.1	FC1	Flash Command Bit 1
FCNTL.2	FC2	Flash Command Bit 2
FCNTL.3	FC3	Flash Command Bit 3

## WATCHDOG TIMER

The watchdog timer functions as the source of both the watchdog interrupt and the watchdog reset. When the clock divider is set to 10b, the interrupt timeout has a default divide ratio of  $2^{17}$  of the crystal oscillator clock, with the watchdog reset set to timeout 512 system clock cycles later. This results in a 33MHz crystal oscillator producing an interrupt timeout every 3.9718ms, followed 15.5µs later by a watchdog reset. The watchdog timer is reset to the default divide ratio following any reset. Using the WD0 and WD1 bits in the clock control (CKCON.6 and 7) register, other divide ratios can be selected for longer watchdog interrupt periods. Table 13 summarizes the watchdog bit settings and the timeout values.

**Note:** All watchdog-timer reset timeouts follow the programmed interrupt timeouts by 512 system clock cycles, which equates to varying numbers of oscillator cycles depending on the clock-divide (CD1:0) and crystal multiplier settings.

		_		-			-			
4X/2X CD1:0		WATCHDOG INTERRUPT TIMEOUT				WATCHDOG RESET TIMEOUT				
41/21	4A/2A   CD1.0	WD1:0 = 00	WD1:0 = 01	WD1:0 = 10	WD1:0 = 11		WD1:0 = 01	WD1:0 = 10	WD1:0 = 11	
1	00	2 <sup>15</sup>	2 <sup>18</sup>	2 <sup>21</sup>	2 <sup>24</sup>	2 <sup>15</sup> + 128	2 <sup>18</sup> + 128	2 <sup>21</sup> + 128	2 <sup>24</sup> + 128	
0	00	2 <sup>16</sup>	2 <sup>19</sup>	2 <sup>22</sup>	$2^{25}$	2 <sup>16</sup> + 256	2 <sup>19</sup> + 256	2 <sup>22</sup> + 256	2 <sup>25</sup> + 256	
Х	01	2 <sup>17</sup>	2 <sup>20</sup>	2 <sup>23</sup>	$2^{26}$	2 <sup>17</sup> + 512	2 <sup>20</sup> + 512	2 <sup>23</sup> + 512	2 <sup>26</sup> + 512	
Х	10	2 <sup>17</sup>	2 <sup>20</sup>	2 <sup>23</sup>	$2^{26}$	2 <sup>17</sup> + 512	2 <sup>20</sup> + 512	2 <sup>23</sup> + 512	2 <sup>26</sup> + 512	
х	11	2 <sup>27</sup>	2 <sup>30</sup>	2 <sup>33</sup>	2 <sup>36</sup>	2 <sup>27</sup> + 524,288	2 <sup>30</sup> + 524,288	2 <sup>33</sup> + 524,288	2 <sup>36</sup> + 524,288	

Table 13. Watchdog Timeout Value (in Number of Oscillator Clocks)

A watchdog control (WDCON) SFR is used for programming the functions. EWT (WDCON.1) is the enable for the watchdog-timer reset function and RWT (WDCON.0) is the bit used to restart the watchdog timer. Setting the RWT bit restarts the timer for another full interval. If the watchdog timer reset function is masked by the EWT bit and no resets are issued to the timer through the RWT bit, the watchdog timer generates interrupt timeouts at a rate determined by the programmed divide ratio. WDIF (WDCON.3) is the interrupt flag set at timer termination and WTRF (WDCON.2) is the reset flag set following a watchdog-reset timeout. The watchdog interrupt is enabled by the EWDI bit (EIE.4) when it is set to 1. The watchdog timer reset and interrupt timeouts are measured by counting system clock cycles.

An independent watchdog timer functions as the crystal startup counter to count 65,536 crystal clock cycles before allowing the crystal oscillator to function as the system clock. This warmup time is verified by the watchdog timer following each power-up as well as each time the crystal is restarted following a stop mode. The watchdog is also used to establish a startup time whenever the CTM in the PMR register is set to enable the crystal multiplier  $(4X/\overline{2X})$ .

One of the applications of the watchdog timer is for the watchdog to wake up the system from idle mode. The watchdog interrupt can be programmed to allow a system to wake up periodically to sample the external world.

## EXTERNAL RESET

If the RST input is taken to a logic 1, the device is forced into a reset state. An external reset is accomplished by holding the RST pin high for at least 3 clock cycles while the oscillator is running. Once the reset state is invoked, it is maintained as long as RST is pulled to logic 1. When the RST is removed, the processor exits the reset state within 4 clock cycles and begins execution at address 0000h. If a RST is applied while the processor is in stop mode, the RST causes the oscillator to begin running and forces the program counter to 0000h. There is a reset delay of 65,536 clock cycles to allow the oscillator to stabilize.

The RST pin is a bidirectional I/O. If a reset is caused by a power-fail reset, a watchdog timer reset, or an internal system reset, an output-reset pulse is also generated at the RST pin. This reset pulse is asserted as long as an internal reset is asserted and may not be able to drive the reset signal out if the RST pin is connected to an RC circuit. Connecting the RST pin to a capacitor does not affect the internal reset condition.

Table 14. Effect of Clock Mode on Timer Operation (in Number of Oscillator Clocks)

4Y/2Y CD4 CD0	OSC. CYCLES PER	OSC. CYCLES PER TIMERS (0, 1, 2) CLOCK		OSC. CYCLES PER TIMER 2 CLOCK	OSC. CYCLES PER SERIAL PORT CLOCK MODE 0		OSC. CYCLES PER SERIAL PORT CLOCK MODE 2		
4X/2X, CD1, CD0	MACHINE CYCLE	T>	(MH, TxI = 01	1x	BAUD RATE GENERATOR T2MH, T2M = xx	SM2 = 0	SM2 = 1	SMOD = 0	SMOD = 1
100	0.25	12	1	0.25	2	3	1	64	32
000	0.5	12	2	0.5	2	6	2	64	32
x01	1 (reserved)		_		_	_	_	_	_
x10	1 (default)	12	4	1	2	12	4	64	32
x11	1,024	12,288	4,096	1,024	2,048	12,288	4,096	65,536	32,768

x = don't care

#### RING OSCILLATOR

A ring oscillator, which typically runs at 10MHz, allows the processor to recover instantly from the stop mode.

When the system is in stop mode the crystal is disabled. When stop mode is removed, the crystal requires a period of time to start up and stabilize. To allow the system to begin immediate execution of software following the removal of the stop mode, the ring oscillator is used to supply a system clock until the crystal startup time is satisfied. Once this time has passed, the ring oscillator is switched off and the system clock is switched over to the crystal oscillator. This function is programmable and is enabled by setting the RGSL bit (EXIF.1) to logic 1. When it is logic 0, the processor delays software execution until after the 65,536 crystal clock periods. To allow the processor to know whether it is being clocked by the ring or the crystal oscillator, an additional bit, termed the RGMD bit, indicates which clock source is being used. When the processor is running from the ring, the clock-divide control bits (CD1 and CD0 in the PMR register) are locked into the divide-by-1 mode (CD1:CD0 = 10b). The clock-divide control bits cannot be changed from this state until after the system clock transitions to the crystal oscillator (RGMD = 0).

**Note:** The watchdog is permanently connected to the crystal oscillator and continues to run at the external clock rate. The ring oscillator does not drive it.

### **IDLE MODE**

Idle mode suspends the processor by holding the program counter in a static state. No instructions are fetched and no processing occurs. Setting the IDLE bit (PCON.0) to logic 1 invokes idle mode. The instruction that executes this step is the last instruction prior to freezing the program counter. Once in Idle mode, all resources are preserved but all peripheral clocks remain active, and the timers, watchdog, serial ports, and power monitor functions continue to operate, so that the processor can exit the idle mode using any interrupt sources that are enabled. The oscillator-detect circuit also continues to function when enabled. The IDLE bit is cleared automatically once idle mode is exited. On returning from the interrupt vector using the RETI instruction, the next address is the one that immediately follows the instruction that invoked the idle mode. Any processor resets also remove the idle mode.


### STOP MODE


The stop mode disables all circuits within the processor. All on-chip clocks, timers, and serial port communication are stopped, and no processing is possible.

Stop mode is invoked by setting the STOP bit (PCON.1) to logic 1. The processor enters the stop mode on the instruction that sets the bit. The processor can exit stop mode by using any of the six external interrupts that are enabled.

# **PACKAGE INFORMATION**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to <a href="https://www.maxim-ic.com/DallasPackInfo">www.maxim-ic.com/DallasPackInfo</a>.)








PKG	40-PIN				
DIM	MIN	MAX			
Α	-	0.200			
A1	0.015	_			
A2	0.140	0.160			
b	0.014	0.022			
С	0.008	0.012			
D	1.980	2.085			
Е	0.600	0.625			
E1	0.530	0.555			
е	0.090	0.110			
L	0.115	0.145			
eB	0.600	0.700			

56-G5000-000

Dimensions are in inches (in).



# **REVISION HISTORY**

REVISION	DESCRIPTION
092200	Initial release
122601	Added errata (See www.maxim-ic.com/errata for details.)
042702	Official product introduction release
051302	Inserted AC Characteristics table
103102	Removed (Min Operating Voltage) from <i>DC Electrical Characteristics</i> ; inserted diagram of ROM loader interface circuit
032003	Added 25MHz variant information
102203	Modified Figure 7 to support programmer-only operation.