



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	18MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LED, POR, PWM, WDT
Number of I/O	26
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-LCC (J-Lead)
Supplier Device Package	28-PLCC (11.48x11.48)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/p89lpc9381fa-112">https://www.e-xfl.com/product-detail/nxp-semiconductors/p89lpc9381fa-112</a>

5. Functional diagram




Fig 2. P89LPC9381 functional diagram

Table 3. Pin description ...continued

Symbol	Pin	Type	Description
P0[2]/CIN2A/ KBI2/AD01	25	I/O	<b>P0[2]</b> — Port 0 bit 2.
		I	<b>CIN2A</b> — Comparator 2 positive input A.
		I	<b>KBI2</b> — Keyboard input 2.
		I	<b>AD01</b> — ADC0 channel 1 analog input.
P0[3]/CIN1B/ KBI3/AD02	24	I/O	<b>P0[3]</b> — Port 0 bit 3.
		I	<b>CIN1B</b> — Comparator 1 positive input B.
		I	<b>KBI3</b> — Keyboard input 3.
		I	<b>AD02</b> — ADC0 channel 2 analog input.
P0[4]/CIN1A/ KBI4/AD03	23	I/O	<b>P0[4]</b> — Port 0 bit 4.
		I	<b>CIN1A</b> — Comparator 1 positive input A.
		I	<b>KBI4</b> — Keyboard input 4.
		I	<b>AD03</b> — ADC0 channel 3 analog input.
P0[5]/CMPREF/ KBI5	22	I/O	<b>P0[5]</b> — Port 0 bit 5.
		I	<b>CMPREF</b> — Comparator reference (negative) input.
		I	<b>KBI5</b> — Keyboard input 5.
P0[6]/CMP1/ KBI6	20	I/O	<b>P0[6]</b> — Port 0 bit 6.
		O	<b>CMP1</b> — Comparator 1 output.
		I	<b>KBI6</b> — Keyboard input 6.
P0[7]/T1/KBI7	19	I/O	<b>P0[7]</b> — Port 0 bit 7.
		I/O	<b>T1</b> — Timer/counter 1 external count input or overflow output.
		I	<b>KBI7</b> — Keyboard input 7.
P1[7:0]		I/O, I <a href="#">[1]</a>	<p><b>Port 1:</b> Port 1 is an 8-bit I/O port with a user-configurable output type, except for three pins as noted below. During reset Port 1 latches are configured in the input only mode with the internal pull-up disabled. The operation of the configurable Port 1 pins as inputs and outputs depends upon the port configuration selected. Each of the configurable port pins are programmed independently. Refer to <a href="#">Section 7.13.1 “Port configurations”</a> and <a href="#">Table 10 “Static characteristics”</a> for details. P1[2] to P1[3] are open-drain when used as outputs. P1[5] is input only. All pins have Schmitt triggered inputs.</p> <p>Port 1 also provides various special functions as described below:</p>
P1[0]/TXD	18	I/O	<b>P1[0]</b> — Port 1 bit 0.
		O	<b>TXD</b> — Transmitter output for the serial port.
P1[1]/RXD	17	I/O	<b>P1[1]</b> — Port 1 bit 1.
		I	<b>RXD</b> — Receiver input for the serial port.
P1[2]/T0/SCL	12	I/O	<b>P1[2]</b> — Port 1 bit 2 (open-drain when used as output).
		I/O	<b>T0</b> — Timer/counter 0 external count input or overflow output (open-drain when used as output).
		I/O	<b>SCL</b> — I <sup>2</sup> C-bus serial clock input/output.
P1[3]/INT0/SDA	11	I/O	<b>P1[3]</b> — Port 1 bit 3 (open-drain when used as output).
		I	<b>INT0</b> — External interrupt 0 input.
		I/O	<b>SDA</b> — I <sup>2</sup> C-bus serial data input/output.
P1[4]/INT1	10	I	<b>P1[4]</b> — Port 1 bit 4.
		I	<b>INT1</b> — External interrupt 1 input.

Table 3. Pin description ...continued

Symbol	Pin	Type	Description
P1[5]/RST	6	I	<b>P1[5]</b> — Port 1 bit 5 (input only).
		I	<b>RST</b> — External Reset input during power-on or if selected via UCFG1. When functioning as a reset input, a LOW on this pin resets the microcontroller, causing I/O ports and peripherals to take on their default states, and the processor begins execution at address 0. Also used during a power-on sequence to force In-System Programming mode. <b>When using an oscillator frequency above 12 MHz, the reset input function of P1[5] must be enabled. An external circuit is required to hold the device in reset at power-up until V<sub>DD</sub> has reached its specified level. When system power is removed V<sub>DD</sub> will fall below the minimum specified operating voltage. When using an oscillator frequency above 12 MHz, in some applications, an external brownout detect circuit may be required to hold the device in reset when V<sub>DD</sub> falls below the minimum specified operating range.</b>
P1[6]	5	I/O	<b>P1[6]</b> — Port 1 bit 6.
P1[7]/AD04	4	I/O	<b>P1[7]</b> — Port 1 bit 7.
		I	<b>AD04</b> — ADC0 channel 4 analog input.
P2[0] to P2[7]		I/O	<b>Port 2:</b> Port 2 is an 8-bit I/O port with a user-configurable output type. During reset Port 2 latches are configured in the input only mode with the internal pull-up disabled. The operation of Port 2 pins as inputs and outputs depends upon the port configuration selected. Each port pin is configured independently. Refer to <a href="#">Section 7.13.1 "Port configurations"</a> and <a href="#">Table 10 "Static characteristics"</a> for details.  All pins have Schmitt triggered inputs. Port 2 also provides various special functions as described below:
P2[0]/AD07	1	I/O	<b>P2[0]</b> — Port 2 bit 0.
		I	<b>AD07</b> — ADC0 channel 7 analog input.
P2[1]/AD06	2	I/O	<b>P2[1]</b> — Port 2 bit 1.
		I	<b>AD06</b> — ADC0 channel 6 analog input.
P2[2]/MOSI	13	I/O	<b>P2[2]</b> — Port 2 bit 2.
		I/O	<b>MOSI</b> — SPI master out slave in. When configured as master, this pin is output; when configured as slave, this pin is input.
P2[3]/MISO	14	I/O	<b>P2[3]</b> — Port 2 bit 3.
		I/O	<b>MISO</b> — When configured as master, this pin is input, when configured as slave, this pin is output.
P2[4]/SS	15	I/O	<b>P2[4]</b> — Port 2 bit 4.
		I	<b>SS</b> — SPI Slave select.
P2[5]/SPICLK	16	I/O	<b>P2[5]</b> — Port 2 bit 5.
		I/O	<b>SPICLK</b> — SPI clock. When configured as master, this pin is output; when configured as slave, this pin is input.
P2[6]	27	I/O	<b>P2[6]</b> — Port 2 bit 6.
P2[7]	28	I/O	<b>P2[7]</b> — Port 2 bit 7.

Table 3. Pin description ...continued

Symbol	Pin	Type	Description
P3[1:0]		I/O	<p><b>Port 3:</b> Port 3 is a 2-bit I/O port with a user-configurable output type. During reset Port 3 latches are configured in the input only mode with the internal pull-up disabled. The operation of Port 3 pins as inputs and outputs depends upon the port configuration selected. Each port pin is configured independently. Refer to <a href="#">Section 7.13.1 "Port configurations"</a> and <a href="#">Table 10 "Static characteristics"</a> for details.</p> <p>All pins have Schmitt triggered inputs.</p> <p>Port 3 also provides various special functions as described below:</p>
P3[0]/XTAL2/ CLKOUT	9	I/O	<b>P3[0]</b> — Port 3 bit 0.
		O	<b>XTAL2</b> — Output from the oscillator amplifier (when a crystal oscillator option is selected via the flash configuration).
		O	<b>CLKOUT</b> — CPU clock divided by 2 when enabled via SFR bit (ENCLK -TRIM.6). It can be used if the CPU clock is the internal RC oscillator, watchdog oscillator or external clock input, except when XTAL1/XTAL2 are used to generate clock source for the RTC/system timer.
P3[1]/XTAL1	8	I/O	<b>P3[1]</b> — Port 3 bit 1.
		I	<b>XTAL1</b> — Input to the oscillator circuit and internal clock generator circuits (when selected via the flash configuration). It can be a port pin if internal RC oscillator or watchdog oscillator is used as the CPU clock source, <b>and</b> if XTAL1/XTAL2 are not used to generate the clock for the RTC/system timer.
V <sub>SS</sub>	7	I	<b>ground:</b> 0 V reference.
V <sub>DD</sub>	21	I	<b>power supply:</b> This is the power supply voltage for normal operation as well as Idle and Power-down modes.

[1] Input/output for P1[0] to P1[4], P1[6], P1[7]. Input for P1[5].

**Table 4. P89LPC9381 Special function registers ...continued**

\* indicates SFRs that are bit addressable.

Name	Description	SFR addr.	Bit functions and addresses								Reset value	
			MSB								Hex	Binary
IP0H	Interrupt priority 0 high	B7H	-	PWDRT H	PBOH	PSH/ PSRH	PT1H	PX1H	PT0H	PX0H	00[2]	x000 0000
Bit address			FF	FE	FD	FC	FB	FA	F9	F8		
IP1*	Interrupt priority 1	F8H	-	PST	-	-	PSPI	PC	PKBI	PI2C	00[2]	00x0 0000
IP1H	Interrupt priority 1 high	F7H	-	PSTH	-	-	PSPIH	PCH	PKBIH	PI2CH	00[2]	00x0 0000
IP2	Interrupt priority 2	D6H	-	-	-	-	-	-	PADC	-	00[2]	00x0 0000
IP2H	Interrupt priority 2 high	D7H	-	-	-	-	-	-	PADCH	-	00[2]	00x0 0000
KBCON	Keypad control register	94H	-	-	-	-	-	-	PATN _SEL	KBIF	00[2]	xxxx xx00
KBMASK	Keypad interrupt mask register	86H									00	0000 0000
KBPATN	Keypad pattern register										FF	1111 1111
Bit address			87	86	85	84	83	82	81	80		
P0*	Port 0	80H	T1/KB7	CMP1 /KB6	CMPREF /KB5	CIN1A /KB4	CIN1B /KB3	CIN2A /KB2	CIN2B /KB1	CMP2 /KB0		[2]
Bit address			97	96	95	94	93	92	91	90		
P1*	Port 1	90H	-	-	RST	INT1	INT0/ SDA	T0/SCL	RXD	TXD		[2]
Bit address			97	96	95	94	93	92	91	90		
P2*	Port 2	A0H	-	-	SPICLK	SS	MISO	MOSI	-	-		[2]
Bit address			B7	B6	B5	B4	B3	B2	B1	B0		
P3*	Port 3	B0H	-	-	-	-	-	-	XTAL1	XTAL2		[2]
P0M1	Port 0 output mode 1	84H	(P0M1.7)	(P0M1.6)	(P0M1.5)	(P0M1.4)	(P0M1.3)	(P0M1.2)	(P0M1.1)	(P0M1.0)	FF[2]	1111 1111
P0M2	Port 0 output mode 2	85H	(P0M2.7)	(P0M2.6)	(P0M2.5)	(P0M2.4)	(P0M2.3)	(P0M2.2)	(P0M2.1)	(P0M2.0)	00[2]	0000 0000
P1M1	Port 1 output mode 1	91H	(P1M1.7)	(P1M1.6)	-	(P1M1.4)	(P1M1.3)	(P1M1.2)	(P1M1.1)	(P1M1.0)	D3[2]	11x1 xx11
P1M2	Port 1 output mode 2	92H	(P1M2.7)	(P1M2.6)	-	(P1M2.4)	(P1M2.3)	(P1M2.2)	(P1M2.1)	(P1M2.0)	00[2]	00x0 xx00
P2M1	Port 2 output mode 1	A4H	(P2M1.7)	(P2M1.6)	(P2M1.5)	(P2M1.4)	(P2M1.3)	(P2M1.2)	(P2M1.1)	(P2M1.0)	FF[2]	1111 1111
P2M2	Port 2 output mode 2	A5H	(P2M2.7)	(P2M2.6)	(P2M2.5)	(P2M2.4)	(P2M2.3)	(P2M2.2)	(P2M2.1)	(P2M2.0)	00[2]	0000 0000
P3M1	Port 3 output mode 1	B1H	-	-	-	-	-	-	(P3M1.1)	(P3M1.0)	03[2]	xxxx xx11
P3M2	Port 3 output mode 2	B2H	-	-	-	-	-	-	(P3M2.1)	(P3M2.0)	00[2]	xxxx xx00

**Table 4. P89LPC9381 Special function registers ...continued**

\* indicates SFRs that are bit addressable.

Name	Description	SFR addr.	Bit functions and addresses								Reset value	
			MSB								Hex	Binary
PCON	Power control register	87H	SMOD1	SMOD0	BOPD	BOI	GF1	GF0	PMOD1	PMOD0	00	0000 0000
PCONA	Power control register A	B5H	RTCPD	-	VCPD	ADPD	I2PD	SPPD	SPD	-	00 <sup>[2]</sup>	0000 0000
			Bit address									
PSW*	Program status word	D0H	D7	D6	D5	D4	D3	D2	D1	D0	00	0000 0000
PT0AD	Port 0 digital input disable	F6H	-	-	PT0AD.5	PT0AD.4	PT0AD.3	PT0AD.2	PT0AD.1	-	00	xx00 000x
RSTSRC	Reset source register	DFH	-	-	BOF	POF	R_BK	R_WD	R_SF	R_EX		<sup>[3]</sup>
RTCCON	RTC control	D1H	RTCF	RTCS1	RTCS0	-	-	-	ERTC	RTCEN	60 <sup>[2][4]</sup>	011x xx00
RTCH	RTC register high	D2H									00 <sup>[4]</sup>	0000 0000
RTCL	RTC register low	D3H									00 <sup>[4]</sup>	0000 0000
SADDR	Serial port address register	A9H									00	0000 0000
SADEN	Serial port address enable	B9H									00	0000 0000
SBUF	Serial Port data buffer register	99H									xx	xxxx xxxx
			Bit address									
SCON*	Serial port control	98H	9F	9E	9D	9C	9B	9A	99	98	00	0000 0000
SSTAT	Serial port extended status register	BAH	DBMOD	INTLO	CIDIS	DBISEL	FE	BR	OE	STINT	00	0000 0000
SP	Stack pointer	81H									07	0000 0111
SPCTL	SPI control register	E2H	SSIG	SPEN	DORD	MSTR	CPOL	CPHA	SPR1	SPR0	04	0000 0100
SPSTAT	SPI status register	E1H	SPIF	WCOL	-	-	-	-	-	-	00	00xx xxxx
SPDAT	SPI data register	E3H									00	0000 0000
TAMOD	Timer 0 and 1 auxiliary mode	8FH	-	-	-	T1M2	-	-	-	T0M2	00	xxx0 xxx0
			Bit address									
TCON*	Timer 0 and 1 control	88H	8F	8E	8D	8C	8B	8A	89	88	00	0000 0000
TH0	Timer 0 high	8CH									00	0000 0000
TH1	Timer 1 high	8DH									00	0000 0000
TL0	Timer 0 low	8AH									00	0000 0000
TL1	Timer 1 low	8BH									00	0000 0000

**Table 4. P89LPC9381 Special function registers ...continued**

\* indicates SFRs that are bit addressable.

Name	Description	SFR addr.	Bit functions and addresses								Reset value	
			MSB				LSB				Hex	Binary
TMOD	Timer 0 and 1 mode	89H	T1GATE	T1C/T	T1M1	T1M0	T0GATE	T0C/T	T0M1	T0M0	00	0000 0000
TPCR2H	Prescaler control register high	CBH	-	-	-	-	-	-	TPCR2H.1	TPCR2H.0	00	xxxx xx00
TPCR2L	Prescaler control register low	CAH									00	0000 0000
TRIM	Internal oscillator trim register	96H	RCCLK	ENCLK	TRIM.5	TRIM.4	TRIM.3	TRIM.2	TRIM.1	TRIM.0		[4][5]
WDCON	Watchdog control register	A7H	PRE2	PRE1	PRE0	-	-	WDRUN	WDTOF	WDCLK		[4][6]
WDL	Watchdog load	C1H									FF	1111 1111
WFEED1	Watchdog feed 1	C2H										
WFEED2	Watchdog feed 2	C3H										

- [1] BRGR1 and BRGR0 must only be written if BRGEN in BRGCON SFR is logic 0. If any are written while BRGEN = 1, the result is unpredictable.
- [2] All ports are in input only (high-impedance) state after power-up.
- [3] The RSTSRC register reflects the cause of the P89LPC9381 reset. Upon a power-up reset, all reset source flags are cleared except POF and BOF; the power-on reset value is xx11 0000.
- [4] The only reset source that affects these SFRs is power-on reset.
- [5] On power-on reset, the TRIM SFR is initialized with a factory preprogrammed value. Other resets will not cause initialization of the TRIM register.
- [6] After reset, the value is 1110 01x1, i.e., PRE2 to PRE0 are all logic 1, WDRUN = 1 and WDCLK = 1. WDTOF bit is logic 1 after watchdog reset and is logic 0 after power-on reset. Other resets will not affect WDTOF.



## 7.2 Enhanced CPU

The P89LPC9381 uses an enhanced 80C51 CPU which runs at six times the speed of standard 80C51 devices. A machine cycle consists of two CPU clock cycles, and most instructions execute in one or two machine cycles.

## 7.3 Clocks

### 7.3.1 Clock definitions

The P89LPC9381 device has several internal clocks as defined below:

**OSCCLK** — Input to the DIVM clock divider. OSCCLK is selected from one of four clock sources (see [Figure 4](#)) and can also be optionally divided to a slower frequency (see [Section 7.8 “CCLK modification: DIVM register”](#)).

**Note:**  $f_{osc}$  is defined as the OSCCLK frequency.

**CCLK** — CPU clock; output of the clock divider. There are two CCLK cycles per machine cycle, and most instructions are executed in one to two machine cycles (two or four CCLK cycles).

**RCCLK** — The internal 7.373 MHz RC oscillator output.

**PCLK** — Clock for the various peripheral devices and is  $CCLK/2$ .

### 7.3.2 CPU clock (OSCCLK)

The P89LPC9381 provides several user-selectable oscillator options in generating the CPU clock. This allows optimization for a range of needs from high precision to lowest possible cost. These options are configured when the flash is programmed and include an on-chip watchdog oscillator, an on-chip RC oscillator, an oscillator using an external crystal, or an external clock source. The crystal oscillator can be optimized for low, medium, or high frequency crystals covering a range from 20 kHz to 18 MHz.

### 7.3.3 Low speed oscillator option

This option supports an external crystal in the range of 20 kHz to 100 kHz. Ceramic resonators are also supported in this configuration.

### 7.3.4 Medium speed oscillator option

This option supports an external crystal in the range of 100 kHz to 4 MHz. Ceramic resonators are also supported in this configuration.

### 7.3.5 High speed oscillator option

This option supports an external crystal in the range of 4 MHz to 18 MHz. Ceramic resonators are also supported in this configuration.

### 7.3.6 Clock output

The P89LPC9381 supports a user-selectable clock output function on the XTAL2/CLKOUT pin when crystal oscillator is not being used. This condition occurs if another clock source has been selected (on-chip RC oscillator, watchdog oscillator, external clock input on X1) and if the RTC is not using the crystal oscillator as its clock source. This allows external devices to synchronize to the P89LPC9381. This output is enabled by the ENCLK bit in the TRIM register.

### 7.13 I/O ports

The P89LPC9381 has four I/O ports: Port 0, Port 1, Port 2, and Port 3. Ports 0, 1 and 2 are 8-bit ports, and Port 3 is a 2-bit port. The exact number of I/O pins available depends upon the clock and reset options chosen, as shown in [Table 7](#).

**Table 7. Number of I/O pins available**

Clock source	Reset option	Number of I/O pins (28-pin package)
On-chip oscillator or watchdog oscillator	No external reset (except during power-up)	26
	External $\overline{\text{RST}}$ pin supported	25
External clock input	No external reset (except during power-up)	25
	External $\overline{\text{RST}}$ pin supported <sup>[1]</sup>	24
Low/medium/high speed oscillator (external crystal or resonator)	No external reset (except during power-up)	24
	External $\overline{\text{RST}}$ pin supported <sup>[1]</sup>	23

[1] Required for operation above 12 MHz.

#### 7.13.1 Port configurations

All but three I/O port pins on the P89LPC9381 may be configured by software to one of four types on a bit-by-bit basis. These are: quasi-bidirectional (standard 80C51 port outputs), push-pull, open-drain, and input-only. Two configuration registers for each port select the output type for each port pin.

1. P1[5] ( $\overline{\text{RST}}$ ) can only be an input and cannot be configured.
2. P1[2] (SCL/T0) and P1[3] (SDA/ $\overline{\text{INT0}}$ ) may only be configured to be either input-only or open-drain.

##### 7.13.1.1 Quasi-bidirectional output configuration

Quasi-bidirectional output type can be used as both an input and output without the need to reconfigure the port. This is possible because when the port outputs a logic HIGH, it is weakly driven, allowing an external device to pull the pin LOW. When the pin is driven LOW, it is driven strongly and able to sink a fairly large current. These features are somewhat similar to an open-drain output except that there are three pull-up transistors in the quasi-bidirectional output that serve different purposes.

The P89LPC9381 is a 3 V device, but the pins are 5 V tolerant. In quasi-bidirectional mode, if a user applies 5 V on the pin, there will be a current flowing from the pin to  $V_{DD}$ , causing extra power consumption. Therefore, applying 5 V in quasi-bidirectional mode is discouraged.

A quasi-bidirectional port pin has a Schmitt triggered input that also has a glitch suppression circuit.

##### 7.13.1.2 Open-drain output configuration

The open-drain output configuration turns off all pull-ups and only drives the pull-down transistor of the port driver when the port latch contains a logic 0. To be used as a logic output, a port configured in this manner must have an external pull-up, typically a resistor tied to  $V_{DD}$ .

An open-drain port pin has a Schmitt triggered input that also has a glitch suppression circuit.

#### 7.13.1.3 Input-only configuration

The input-only port configuration has no output drivers. It is a Schmitt triggered input that also has a glitch suppression circuit.

#### 7.13.1.4 Push-pull output configuration

The push-pull output configuration has the same pull-down structure as both the open-drain and the quasi-bidirectional output modes, but provides a continuous strong pull-up when the port latch contains a logic 1. The push-pull mode may be used when more source current is needed from a port output. A push-pull port pin has a Schmitt triggered input that also has a glitch suppression circuit.

### 7.13.2 Port 0 analog functions

The P89LPC9381 incorporates two Analog Comparators. In order to give the best analog function performance and to minimize power consumption, pins that are being used for analog functions must have the digital outputs and digital inputs disabled.

Digital outputs are disabled by putting the port output into the Input-Only (high-impedance) mode.

Digital inputs on Port 0 may be disabled through the use of the PT0AD register, bits 5:1. On any reset, PT0AD[5:1] defaults to '0's to enable digital functions.

### 7.13.3 Additional port features

After power-up, all pins are in Input-Only mode. **Please note that this is different from the LPC76x series of devices.**

- After power-up, all I/O pins except P1[5], may be configured by software.
- Pin P1[5] is input only. Pins P1[2] and P1[3] and are configurable for either input-only or open-drain.

Every output on the P89LPC9381 has been designed to sink typical LED drive current. However, there is a maximum total output current for all ports which must not be exceeded. Please refer to [Table 10 "Static characteristics"](#) for detailed specifications.

All ports pins that can function as an output have slew rate controlled outputs to limit noise generated by quickly switching output signals. The slew rate is factory-set to approximately 10 ns rise and fall times.

## 7.14 Power monitoring functions

The P89LPC9381 incorporates power monitoring functions designed to prevent incorrect operation during initial power-up and power loss or reduction during operation. This is accomplished with two hardware functions: Power-on detect and brownout detect.

### 7.14.1 Brownout detection

The brownout detect function determines if the power supply voltage drops below a certain level. The default operation is for a brownout detection to cause a processor reset, however it may alternatively be configured to generate an interrupt.

## 7.16 Reset

The P1[5]/ $\overline{\text{RST}}$  pin can function as either an active-LOW reset input or as a digital input, P1[5]. The RPE (Reset Pin Enable) bit in UCFG1, when set to '1', enables the external reset input function on P1[5]. When cleared, P1[5] may be used as an input pin.

**Remark:** During a power-up sequence, The RPE selection is overridden and this pin will always function as a reset input. **An external circuit connected to this pin should not hold this pin LOW during a power-on sequence as this will keep the device in reset.** After power-up this input will function either as an external reset input or as a digital input as defined by the RPE bit. Only a power-up reset will temporarily override the selection defined by RPE bit. Other sources of reset will not override the RPE bit.

Reset can be triggered from the following sources:

- External reset pin (during power-up or if user configured via UCFG1);
- Power-on detect;
- Brownout detect;
- Watchdog timer;
- Software reset;
- UART break character detect reset.

For every reset source, there is a flag in the Reset Register, RSTSRC. The user can read this register to determine the most recent reset source. These flag bits can be cleared in software by writing a '0' to the corresponding bit. More than one flag bit may be set:

- During a power-on reset, both POF and BOF are set but the other flag bits are cleared.
- For any other reset, previously set flag bits that have not been cleared will remain set.

### 7.16.1 Reset vector

Following reset, the P89LPC9381 will fetch instructions from either address 0000H or the Boot address. The Boot address is formed by using the Boot Vector as the high byte of the address and the low byte of the address = 00H.

The Boot address will be used if a UART break reset occurs, or the non-volatile Boot Status bit (BOOTSTAT.0) = 1, or the device is forced into ISP mode during power-on (see P89LPC9381 *User's Manual*). Otherwise, instructions will be fetched from address 0000H.

## 7.17 Timers/counters 0 and 1

The P89LPC9381 has two general purpose counter/timers which are upward compatible with the standard 80C51 Timer 0 and Timer 1. Both can be configured to operate either as timers or event counter. An option to automatically toggle the T0 and/or T1 pins upon timer overflow has been added.

In the 'Timer' function, the register is incremented every machine cycle.

In the 'Counter' function, the register is incremented in response to a 1-to-0 transition at its corresponding external input pin, T0 or T1. In this function, the external input is sampled once during every machine cycle.

If a comparator interrupt is enabled (except in Total Power-down mode), a change of the comparator output state will generate an interrupt and wake up the processor. If the comparator output to a pin is enabled, the pin should be configured in the push-pull mode in order to obtain fast switching times while in Power-down mode. The reason is that with the **oscillator** stopped, the temporary strong pull-up that normally occurs during switching on a quasi-bidirectional port pin does not take place.

Comparators consume power in Power-down and Idle modes, as well as in the normal operating mode. This fact should be taken into account when system power consumption is an issue. To minimize power consumption, the user can disable the comparators via PCONA.5, or put the device in Total Power-down mode.

### 7.23 KBI

The Keypad Interrupt function is intended primarily to allow a single interrupt to be generated when Port 0 is equal to or not equal to a certain pattern. This function can be used for bus address recognition or keypad recognition. The user can configure the port via SFRs for different tasks.

The Keypad Interrupt Mask Register (KBMASK) is used to define which input pins connected to Port 0 can trigger the interrupt. The Keypad Pattern Register (KBPATN) is used to define a pattern that is compared to the value of Port 0. The Keypad Interrupt Flag (KBIF) in the Keypad Interrupt Control Register (KBCON) is set when the condition is matched while the Keypad Interrupt function is active. An interrupt will be generated if enabled. The PATN\_SEL bit in the Keypad Interrupt Control Register (KBCON) is used to define equal or not-equal for the comparison.

In order to use the Keypad Interrupt as an original KBI function like in 87LPC76x series, the user needs to set KBPATN = 0FFH and PATN\_SEL = 1 (not equal), then any key connected to Port 0 which is enabled by the KBMASK register will cause the hardware to set KBIF and generate an interrupt if it has been enabled. The interrupt may be used to wake up the CPU from Idle or Power-down modes. This feature is particularly useful in handheld, battery-powered systems that need to carefully manage power consumption yet also need to be convenient to use.


In order to set the flag and cause an interrupt, the pattern on Port 0 must be held longer than six CCLKs.

providing an input signal to one of two comparator inputs. The control logic in combination with the SAR drives a digital-to-analog converter which provides the other input to the comparator. The output of the comparator is fed to the SAR.

## 8.2 Features

- 10-bit, 8-channel multiplexed input, successive approximation ADC.
- Eight result register pairs.
- Six operating modes
  - ◆ Fixed channel, single conversion mode
  - ◆ Fixed channel, continuous conversion mode
  - ◆ Auto scan, single conversion mode
  - ◆ Auto scan, continuous conversion mode
  - ◆ Dual channel, continuous conversion mode
  - ◆ Single step mode
- Three conversion start modes
  - ◆ Timer triggered start
  - ◆ Start immediately
  - ◆ Edge triggered
- 10-bit conversion time of 4  $\mu$ s at an ADC clock of 9 MHz
- Interrupt or polled operation
- High and Low Boundary limits interrupt; selectable in or out-of-range
- Clock divider
- Power-down mode

## 8.3 Block diagram



## 8.4 ADC operating modes

### 8.4.1 Fixed channel, single conversion mode

A single input channel can be selected for conversion. A single conversion will be performed and the result placed in the result register pair which corresponds to the selected input channel. An interrupt, if enabled, will be generated after the conversion completes.

### 8.4.2 Fixed channel, continuous conversion mode

A single input channel can be selected for continuous conversion. The results of the conversions will be sequentially placed in the eight result register pairs. The user may select whether an interrupt can be generated after every four or every eight conversions. Additional conversion results will again cycle through the result register pairs, overwriting the previous results. Continuous conversions continue until terminated by the user.

### 8.4.3 Auto scan, single conversion mode

Any combination of the eight input channels can be selected for conversion. A single conversion of each selected input will be performed and the result placed in the result register pair which corresponds to the selected input channel. The user may select whether an interrupt, if enabled, will be generated after either the first four conversions have occurred or all selected channels have been converted. If the user selects to generate an interrupt after the four input channels have been converted, a second interrupt will be generated after the remaining input channels have been converted. If only a single channel is selected this is equivalent to single channel, single conversion mode.

### 8.4.4 Auto scan, continuous conversion mode

Any combination of the eight input channels can be selected for conversion. A conversion of each selected input will be performed and the result placed in the result register pair which corresponds to the selected input channel. The user may select whether an interrupt, if enabled, will be generated after either the first four conversions have occurred or all selected channels have been converted. If the user selects to generate an interrupt after the four input channels have been converted, a second interrupt will be generated after the remaining input channels have been converted. After all selected channels have been converted, the process will repeat starting with the first selected channel. Additional conversion results will again cycle through the eight result register pairs, overwriting the previous results. Continuous conversions continue until terminated by the user.

### 8.4.5 Dual channel, continuous conversion mode

This is a variation of the auto scan continuous conversion mode where conversion occurs on two user-selectable inputs. The result of the conversion of the first channel is placed in the result register pair, AD0DAT0R and AD0DAT0L. The result of the conversion of the second channel is placed in result register pair, AD0DAT1R and AD0DAT1L. The first channel is again converted and its result stored in AD0DAT2R and AD0DAT2L. The second channel is again converted and its result placed in AD0DAT3R and AD0DAT3L, etc. An interrupt is generated, if enabled, after every set of four or eight conversions (user selectable).

**Table 10. Static characteristics ...continued** $V_{DD} = 2.4\text{ V}$  to  $3.6\text{ V}$  unless otherwise specified. $T_{amb} = -40\text{ }^{\circ}\text{C}$  to  $+85\text{ }^{\circ}\text{C}$  for industrial applications, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ <sup>[1]</sup>	Max	Unit
$R_{RST\_N(int)}$	internal pull-up resistance on pin $\overline{RST}$		10	-	30	$k\Omega$
$V_{bo}$	brownout trip voltage	$2.4\text{ V} < V_{DD} < 3.6\text{ V}$ ; with $BOV = 1$ , $BOPD = 0$	2.40	-	2.70	V
$V_{ref(bg)}$	band gap reference voltage		1.19	1.23	1.27	V
$TC_{bg}$	band gap temperature coefficient		-	10	20	ppm/ $^{\circ}\text{C}$

- [1] Typical ratings are not guaranteed. The values listed are at room temperature,  $V_{DD} = 3\text{ V}$ .
- [2] The  $I_{DD(oper)}$ ,  $I_{DD(idle)}$ , and  $I_{DD(pd)}$  specifications are measured using an external clock with the following functions disabled: comparators, real-time clock, and watchdog timer.
- [3] The  $I_{DD(tpd)}$  specification is measured using an external clock with the following functions disabled: comparators, real-time clock, brownout detect, and watchdog timer.
- [4] See [Section 9 "Limiting values" on page 43](#) for steady state (non-transient) limits on  $I_{OL}$  or  $I_{OH}$ . If  $I_{OL}/I_{OH}$  exceeds the test condition,  $V_{OL}/V_{OH}$  may exceed the related specification.
- [5] Pin capacitance is characterized but not tested.
- [6] Measured with port in quasi-bidirectional mode.
- [7] Measured with port in high-impedance mode.
- [8] Port pins source a transition current when used in quasi-bidirectional mode and externally driven from logic 1 to logic 0. This current is highest when  $V_I$  is approximately 2 V.



**Table 11. Dynamic characteristics (12 MHz) ...continued** $V_{DD} = 2.4\text{ V to }3.6\text{ V}$ , unless otherwise specified. $T_{amb} = -40\text{ °C to }+85\text{ °C}$  for industrial applications, unless otherwise specified.<sup>[1][2]</sup>

Symbol	Parameter	Conditions	Variable clock		$f_{osc} = 12\text{ MHz}$		Unit
			Min	Max	Min	Max	
$t_{SPILAG}$	SPI enable lag time slave	see <a href="#">Figure 20</a> and <a href="#">21</a>	250	-	250	-	ns
$t_{SPICLK}$	SPICLK HIGH time master	see <a href="#">Figure 18</a> , <a href="#">19</a> , <a href="#">20</a> and <a href="#">21</a>	$2/CCLK$	-	165	-	ns
	slave		$3/CCLK$	-	250	-	ns
$t_{SPICLK}$	SPICLK LOW time master	see <a href="#">Figure 18</a> , <a href="#">19</a> , <a href="#">20</a> and <a href="#">21</a>	$2/CCLK$	-	165	-	ns
	slave		$3/CCLK$	-	250	-	ns
$t_{SPIDSU}$	SPI data set-up time	see <a href="#">Figure 18</a> , <a href="#">19</a> , <a href="#">20</a> and <a href="#">21</a>	100	-	100	-	ns
$t_{SPIDH}$	SPI data hold time	see <a href="#">Figure 18</a> , <a href="#">19</a> , <a href="#">20</a> and <a href="#">21</a>	100	-	100	-	ns
$t_{SPIA}$	SPI access time slave	see <a href="#">Figure 20</a> and <a href="#">21</a>	0	120	0	120	ns
$t_{SPIDIS}$	SPI disable time slave	see <a href="#">Figure 20</a> and <a href="#">21</a>	0	240	-	240	ns
$t_{SPIDV}$	SPI enable to output data valid time slave	see <a href="#">Figure 18</a> , <a href="#">19</a> , <a href="#">20</a> and <a href="#">21</a>	-	240	-	240	ns
	master		-	167	-	167	ns
$t_{SPIOH}$	SPI output data hold time	see <a href="#">Figure 18</a> , <a href="#">19</a> , <a href="#">20</a> and <a href="#">21</a>	0	-	0	-	ns
$t_{SPIR}$	SPI rise time SPI outputs (SPICLK, MOSI, MISO)	see <a href="#">Figure 18</a> , <a href="#">19</a> , <a href="#">20</a> and <a href="#">21</a>	-	100	-	100	ns
	SPI inputs (SPICLK, MOSI, MISO, SS)		-	2000	-	2000	ns
$t_{SPIF}$	SPI fall time SPI outputs (SPICLK, MOSI, MISO)	see <a href="#">Figure 18</a> , <a href="#">19</a> , <a href="#">20</a> and <a href="#">21</a>	-	100	-	100	ns
	SPI inputs (SPICLK, MOSI, MISO, SS)		-	2000	-	2000	ns

[1] Parameters are valid over operating temperature range unless otherwise specified.

[2] Parts are tested to 2 MHz, but are guaranteed to operate down to 0 Hz.

**Table 12. Dynamic characteristics (18 MHz)** $V_{DD} = 3.0\text{ V to }3.6\text{ V}$ , unless otherwise specified. $T_{amb} = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$  for industrial applications, unless otherwise specified.<sup>[1][2]</sup>

Symbol	Parameter	Conditions	Variable clock		$f_{osc} = 18\text{ MHz}$		Unit
			Min	Max	Min	Max	
$f_{osc(RC)}$	internal RC oscillator frequency		7.189	7.557	7.189	7.557	MHz
$f_{osc(WD)}$	internal watchdog oscillator frequency		320	520	320	520	kHz
$f_{osc}$	oscillator frequency		0	18	-	-	MHz
$T_{cy(clk)}$	clock cycle time	see <a href="#">Figure 17</a>	55	-	-	-	ns
$f_{CLKLP}$	low-power select clock frequency		0	8	-	-	MHz

**Glitch filter**

$t_{gr}$	glitch rejection time	P1[5]/RST pin	-	50	-	50	ns
		any pin except P1[5]/RST	-	15	-	15	ns
$t_{sa}$	signal acceptance time	P1[5]/RST pin	125	-	125	-	ns
		any pin except P1[5]/RST	50	-	50	-	ns

**External clock**

$t_{CHCX}$	clock HIGH time	see <a href="#">Figure 17</a>	22	$T_{cy(clk)} - t_{CLCX}$	22	-	ns
$t_{CLCX}$	clock LOW time	see <a href="#">Figure 17</a>	22	$T_{cy(clk)} - t_{CHCX}$	22	-	ns
$t_{CLCH}$	clock rise time	see <a href="#">Figure 17</a>	-	5	-	5	ns
$t_{CHCL}$	clock fall time	see <a href="#">Figure 17</a>	-	5	-	5	ns

**Shift register (UART mode 0)**

$T_{XLXL}$	serial port clock cycle time	see <a href="#">Figure 16</a>	$16T_{cy(clk)}$	-	888	-	ns
$t_{QVXH}$	output data setup to clock rising edge time	see <a href="#">Figure 16</a>	$13T_{cy(clk)}$	-	722	-	ns
$t_{XHGX}$	output data hold after clock rising edge time	see <a href="#">Figure 16</a>	-	$T_{cy(clk)} + 20$	-	75	ns
$t_{XHDX}$	input data hold after clock rising edge time	see <a href="#">Figure 16</a>	-	0	-	0	ns
$t_{XHDX}$	input data valid to clock rising edge time	see <a href="#">Figure 16</a>	150	-	150	-	ns

**SPI interface**

$f_{SPI}$	SPI operating frequency						
	slave		0	$CCLK/6$	0	3.0	MHz
	master		-	$CCLK/4$	-	4.5	MHz
$T_{SPICYC}$	SPI cycle time	see <a href="#">Figure 18</a> , <a href="#">19</a> , <a href="#">20</a> , <a href="#">21</a>					
	slave		$6/CCLK$	-	333	-	ns
	master		$4/CCLK$	-	222	-	ns
$t_{SPILEAD}$	SPI enable lead time	see <a href="#">Figure 20</a> , <a href="#">21</a>					
	slave		250	-	250	-	ns
$t_{SPILAG}$	SPI enable lag time	see <a href="#">Figure 20</a> , <a href="#">21</a>					
	slave		250	-	250	-	ns

**Table 12. Dynamic characteristics (18 MHz) ...continued** $V_{DD} = 3.0\text{ V to }3.6\text{ V}$ , unless otherwise specified. $T_{amb} = -40\text{ °C to }+85\text{ °C}$  for industrial applications, unless otherwise specified.<sup>[1][2]</sup>

Symbol	Parameter	Conditions	Variable clock		$f_{osc} = 18\text{ MHz}$		Unit
			Min	Max	Min	Max	
t <sub>SPICLK<sub>H</sub></sub>	SPICLK HIGH time	see Figure 18, 19, 20 and 21					
	master		$\frac{2}{CCLK}$	-	111	-	ns
	slave		$\frac{3}{CCLK}$	-	167	-	ns
t <sub>SPICLK<sub>L</sub></sub>	SPICLK LOW time	see Figure 18, 19, 20 and 21					
	master		$\frac{2}{CCLK}$	-	111	-	ns
	slave		$\frac{3}{CCLK}$	-	167	-	ns
t <sub>SPID<sub>SU</sub></sub>	SPI data set-up time	see Figure 18, 19, 20 and 21	100	-	100	-	ns
t <sub>SPID<sub>H</sub></sub>	SPI data hold time	see Figure 18, 19, 20 and 21	100	-	100	-	ns
t <sub>SPIA</sub>	SPI access time	see Figure 20 and 21	0	80	0	80	ns
	slave						
t <sub>SPID<sub>IS</sub></sub>	SPI disable time	see Figure 20 and 21	0	160	-	160	ns
	slave						
t <sub>SPID<sub>V</sub></sub>	SPI enable to output data valid time	see Figure 18, 19, 20 and 21					
	slave		-	160	-	160	ns
	master		-	111	-	111	ns
t <sub>SPIO<sub>H</sub></sub>	SPI output data hold time	see Figure 18, 19, 20 and 21	0	-	0	-	ns
t <sub>SPIR</sub>	SPI rise time	see Figure 18, 19, 20 and 21					
	SPI outputs (SPICLK, MOSI, MISO)		-	100	-	100	ns
	SPI inputs (SPICLK, MOSI, MISO, SS)		-	2000	-	2000	ns
t <sub>SPIF</sub>	SPI fall time	see Figure 18, 19, 20 and 21					
	SPI outputs (SPICLK, MOSI, MISO)		-	100	-	100	ns
	SPI inputs (SPICLK, MOSI, MISO, SS)		-	2000	-	2000	ns

[1] Parameters are valid over operating temperature range unless otherwise specified.

[2] Parts are tested to 2 MHz, but are guaranteed to operate down to 0 Hz.




Fig 19. SPI master timing (CPHA = 1)




Fig 20. SPI slave timing (CPHA = 0)

13. Package outline

TSSOP28: plastic thin shrink small outline package; 28 leads; body width 4.4 mm

SOT361-1




Fig 23. Package outline SOT361-1 (TSSOP28)