



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|---|
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 32MHz |
| Connectivity | I ² C, LINbus, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 25 |
| Program Memory Size | 14KB (8K x 14) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 1K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.3V ~ 5.5V |
| Data Converters | A/D 17x10b; D/A 1x5b, 1x8b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 28-VQFN Exposed Pad |
| Supplier Device Package | 28-QFN (6x6) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic16f1716-e-ml |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams







3.7.1 TRADITIONAL DATA MEMORY

The traditional data memory is a region from FSR address 0x000 to FSR address 0xFFF. The addresses correspond to the absolute addresses of all SFR, GPR and common registers.





8.3 Register Definitions: Voltage Regulator Control

REGISTER 8-1: VREGCON: VOLTAGE REGULATOR CONTROL REGISTER⁽¹⁾

| r | | | | | | | | | |
|-----------------|-----|-----------------|-----|------------------------------------|-----|---------|----------|--|--|
| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0/0 | R/W-1/1 | | |
| _ | — | — | — | — | | VREGPM | Reserved | | |
| bit 7 | | | | | | | bit 0 | | |
| | | | | | | | | | |
| Legend: | | | | | | | | | |
| R = Readable bi | t | W = Writable bi | t | U = Unimplemented bit, read as '0' | | | | | |

-n/n = Value at POR and BOR/Value at all other Resets

| bit 7-2 | Unimplemented: Read as '0' |
|---------|---|
| bit 1 | VREGPM: Voltage Regulator Power Mode Selection bit 1 = Low-Power Sleep mode enabled in Sleep⁽²⁾ Draws lowest current in Sleep, slower wake-up 0 = Normal-Power mode enabled in Sleep⁽²⁾ Draws higher current in Sleep, faster wake-up |

x = Bit is unknown

'0' = Bit is cleared

bit 0 Reserved: Read as '1'. Maintain this bit set.

Note 1: PIC16F1713/6 only.

u = Bit is unchanged

'1' = Bit is set

2: See Section 34.0 "Electrical Specifications".

TABLE 8-1: SUMMARY OF REGISTERS ASSOCIATED WITH POWER-DOWN MODE

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Register on Page |
|------------------------|-------|-------|------------|-------|-------|-------|--------|----------|---------------------|
| STATUS | _ | — | _ | TO | PD | Z | DC | С | 19 |
| VREGCON ⁽¹⁾ | - | — | - | — | — | — | VREGPM | Reserved | 94 |
| WDTCON | _ | _ | WDTPS<4:0> | | | | | SWDTEN | 98 |

Legend: — = unimplemented location, read as '0'. Shaded cells are not used in Power-Down mode.

Note 1: PIC16F1713/6 only.

| Peripheral | Conditions | Description |
|------------|---|---|
| HFINTOSC | FOSC<2:0> = 100 and $IRCE<3:0> \neq 0.00x$ | INTOSC is active and device is not in Sleep |
| | BOREN<1:0> = 11 | BOR always enabled |
| BOR | BOREN<1:0> = 10 and BORFS = 1 | BOR disabled in Sleep mode, BOR Fast Start enabled |
| | BOREN<1:0> = 01 and BORFS = 1 | BOR under software control, BOR Fast Start enabled |
| LDO | All PIC16F1713/6 devices, when VREGPM = 1 and not in Sleep | The device runs off of the ULP regulator when in Sleep mode |

| TABLE 14-1: | PERIPHERALS REQUIRING THE FIXED VOLTAGE REFERENCE (FVR) |
|-------------|---|
| | |

14.3 Register Definitions: FVR Control

REGISTER 14-1: FVRCON: FIXED VOLTAGE REFERENCE CONTROL REGISTER

| R/W-0/0 | R-q/q | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 |
|---------|-----------------------|---------------------|----------------------|-------------|---------|---------|---------|
| FVREN | FVRRDY ⁽¹⁾ | TSEN ⁽³⁾ | TSRNG ⁽³⁾ | CDAFVR<1:0> | | ADFVI | R<1:0> |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |

| Legend: | | | |
|--|--|---|---|
| R = Read | able bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is | unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set '0' = Bit is cleared q = Value depends on condition | | | |
| | | | |
| bit 7 | FVREN: Fix 1 = Fixed V 0 = Fixed V | ed Voltage Reference Enab oltage Reference is enable oltage Reference is disable | ole bit d d |
| bit 6 | FVRRDY: F 1 = Fixed V 0 = Fixed V | ixed Voltage Reference Rea oltage Reference output is oltage Reference output is | ady Flag bit ⁽¹⁾ ready for use not ready or not enabled |
| bit 5 | TSEN: Temp 1 = Temper 0 = Temper | perature Indicator Enable b ature Indicator is enabled ature Indicator is disabled | _{it} (3) |
| bit 4 | TSRNG: Ter 1 = Vout = 0 = Vout = | mperature Indicator Range VDD - 4VT (High Range) VDD - 2VT (Low Range) | Selection bit ⁽³⁾ |
| bit 3-2 | CDAFVR<1 11 = Compa 10 = Compa 01 = Compa 00 = Compa | :0>: Comparator FVR Buffe arator FVR Buffer Gain is 4) arator FVR Buffer Gain is 2) arator FVR Buffer Gain is 1) arator FVR Buffer is off | er Gain Selection bits , with output VCDAFVR = 4x VFVR ⁽²⁾ , with output VCDAFVR = 2x VFVR ⁽²⁾ , with output VCDAFVR = 1x VFVR |
| bit 1-0 | ADFVR<1:0 11 = ADC F 10 = ADC F 01 = ADC F 00 = ADC F | >: ADC FVR Buffer Gain S VR Buffer Gain is 4x, with o VR Buffer Gain is 2x, with o VR Buffer Gain is 1x, with o VR Buffer is off | election bit butput VADFVR = 4x VFVR ⁽²⁾ butput VADFVR = 2x VFVR ⁽²⁾ butput VADFVR = 1x VFVR |
| Note 1: | FVRRDY is alway | ys '1' on PIC16(L)F1713/6 | only. |

- 2: Fixed Voltage Reference output cannot exceed VDD.
- 3: See Section 15.0 "Temperature Indicator Module" for additional information.

TABLE 14-2: SUMMARY OF REGISTERS ASSOCIATED WITH FIXED VOLTAGE REFERENCE

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Register on page |
|--------|-------|--------|-------|-------|-------------|-------|-------|-------|---------------------|
| FVRCON | FVREN | FVRRDY | TSEN | TSRNG | CDAFVR<1:0> | | ADFVF | <1:0> | 151 |

Legend: Shaded cells are not used with the Fixed Voltage Reference.

REGISTER 17-2: PWMxDCH: PWM DUTY CYCLE HIGH BITS

| R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u |
|-------------------|---------|----------------------|---------|-----------------|--------------------|-------------------|---------|
| | | | PWMxE | DCH<7:0> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable b | it | W = Writable bit | | U = Unimpleme | ented bit, read as | '0' | |
| u = Bit is unchar | nged | x = Bit is unknown | ı | -n/n = Value at | POR and BOR/V | alue at all other | Resets |
| '1' = Bit is set | | '0' = Bit is cleared | | | | | |

bit 7-0

PWMxDCH<7:0>: PWM Duty Cycle Most Significant bits

These bits are the MSbs of the PWM duty cycle. The two LSbs are found in PWMxDCL Register.

REGISTER 17-3: PWMxDCL: PWM DUTY CYCLE LOW BITS

| R/W-x/u | R/W-x/u | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|------------------|-----------|---------------------|------------------|-----------------|--------------------|-------------------|--------|
| PWMxDCL<7:6> | | — | — | — | — | _ | — |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable b | it | W = Writable bit | t | U = Unimpleme | ented bit, read as | ʻ0' | |
| u = Bit is uncha | nged | x = Bit is unkno | wn | -n/n = Value at | POR and BOR/V | alue at all other | Resets |
| '1' = Bit is set | | '0' = Bit is cleare | ed | | | | |
| | | | | | | | |
| bit 7-6 | PWMxDCL<7 | :6>: PWM Duty C | ycle Least Signi | ficant bits | | | |

These bits are the LSbs of the PWM duty cycle. The MSbs are found in PWMxDCH Register.

bit 5-0 Unimplemented: Read as '0'

TABLE 17-3: SUMMARY OF REGISTERS ASSOCIATED WITH PWM

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Register on Page | |
|---------|-------------------------------|---------|-------------|-------------|--------------|-------------|--------|-------------|---------------------|--|
| CCPTMRS | P4TSE | L<1:0> | P3TSE | L<1:0> | C2TSE | L<1:0> | C1TSE | C1TSEL<1:0> | | |
| PR2 | Timer2 module Period Register | | | | | | 268 | | | |
| PWM3CON | PWM3EN | _ | PWM3OUT | PWM3POL | | _ | | _ | 167 | |
| PWM3DCH | | | | PWM3D0 | CH<7:0> | | | | 168 | |
| PWM3DCL | PWM3D | CL<7:6> | _ | _ | _ | _ | _ | _ | 168 | |
| PWM4CON | PWM4EN | _ | PWM4OUT | PWM4POL | | _ | | _ | 167 | |
| PWM4DCH | | | | PWM4D0 | CH<7:0> | | | | 168 | |
| PWM4DCL | PWM4D | CL<7:6> | _ | _ | _ | _ | _ | _ | 168 | |
| TRISA | TRISA7 | TRISA6 | TRISA5 | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 | 119 | |
| TRISB | TRISB7 | TRISB6 | TRISB5 | TRISB4 | TRISB3 | TRISB2 | TRISB1 | TRISB0 | 125 | |
| TRISC | TRISC7 | TRISC6 | TRISC5 | TRISC4 | TRISC3 | TRISC2 | TRISC1 | TRISC0 | 130 | |
| RxyPPS | — | _ | _ | | | RxyPPS<4:0> | | | 137 | |
| T2CON | | | TOUTPS<3:0> | | | TMR2ON | T2CKP | S<1:0> | 270 | |
| TMR2 | | | | Timer2 modu | ule Register | | | | 268 | |

Legend: - = Unimplemented locations, read as '0', u = unchanged, x = unknown. Shaded cells are not used by the PWM.

| R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | |
|------------------|---|--|--|--|------------------------------|--------------------|------------|--|
| GxRSIM7 | GxRSIM6 | GxRSIM5 | GxRSIM4 | GxRSIM3 | GxRSIM2 | GxRSIM1 | GxRSIM0 | |
| bit 7 | | 1 | I | | | | bit 0 | |
| | | | | | | | | |
| Legend: | | | | | | | | |
| R = Readable b | bit | W = Writable bit | | U = Unimplem | nented bit, read | as '0' | | |
| u = Bit is uncha | anged | x = Bit is unknown | | -n/n = Value a | t POR and BOF | R/Value at all oth | ner Resets | |
| '1' = Bit is set | | '0' = Bit is clea | ared | q = Value depends on condition | | | | |
| bit 7 | GxRSIM7: CC <u>GxRIS7 = 1:</u> 1 = NCO1_0 0 = NCO1_0 <u>GxRIS7 = 0:</u> NCO1 out ha | DGx Rising Eve ut low-to-high tr ut high level wil is no effect on ri | nt Input Sourc ansition will ca I cause an imr ising event | e 7 Mode bit ause a rising ev nediate rising e | ent after rising e vent | event phase del | ау | |
| bit 6 | GxRSIM6: CO | OGx Rising Eve | nt Input Sourc | e 6 Mode bit | | | | |
| | GxRIS6 = 1: 1 = PWM3 output low-to-high transition will cause a rising event after rising event phase delay 0 = PWM3 output high level will cause an immediate rising event $GxRIS6 = 0:$ $PWM3 output has no effect on rising event$ | | | | | | | |
| bit 5 | GxRSIM5: CO | OGx Rising Eve | nt Input Sourc | e 5 Mode bit | | | | |
| | <u>GxRIS5 = 1:</u> 1 = CCP2 output low-to-high transition will cause a rising event after rising event phase delay 0 = CCP2 output high level will cause an immediate rising event <u>GxRIS5 = 0:</u> CCP2 output has no effect on rising event | | | | | lelay | | |
| bit 4 | GxRSIM4: CO | OGx Rising Eve | nt Input Sourc | e 4 Mode bit | | | | |
| | <u>GxRIS4 = 1:</u> 1 = CCP1 low-to-high transition will cause a rising event after rising event phase delay 0 = CCP1 high level will cause an immediate rising event <u>GxRIS4 = 0:</u> CCP1 has no effect on rising event | | | | | | | |
| bit 3 | GxRSIM3: CO | OGx Rising Eve | nt Input Sourc | e 3 Mode bit | | | | |
| | <u>GxRIS3 = 1:</u> 1 = CLC1 output low-to-high transition will cause a rising event after rising event phase delay 0 = CLC1 output high level will cause an immediate rising event <u>GxRIS3 = 0:</u> CLC1 output has no effect on rising event | | | | | | | |
| bit 2 | GxRSIM2: CO | OGx Rising Eve | nt Input Sourc | e 2 Mode bit | | | | |
| | $\frac{GxRIS2 = 1}{1 = Compara}$ $0 = Compara$ $\frac{GxRIS2 = 0}{Comparator 2}$ | ator 2 low-to-hig ator 2 high level has no effect o | h transition wi will cause an n rising event | ll cause a rising immediate risin | event after risir g event | ng event phase | delay | |
| bit 1 | GxRSIM1: CO <u>GxRIS1 = 1:</u> 1 = Compara 0 = Compara <u>GxRIS1 = 0:</u> Comparator 1 | DGx Rising Eve Itor 1 low-to-hig Itor 1 high level has no effect o | nt Input Sourc h transition wi will cause an n rising event | e 1 Mode bit Il cause a rising immediate risin | event after risir g event | ng event phase | delay | |

REGISTER 18-4: COGxRSIM: COG RISING EVENT SOURCE INPUT MODE REGISTER

| U-0 | U-0 | U-0 | U-0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 |
|---|---|---------------------------------|-----------------|-----------------|-------------------|-------------------|------------|
| _ | _ | — | — | GxAS3E | GxAS2E | GxAS1E | GxAS0E |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | e bit | W = Writable | bit | U = Unimplem | ented bit, read | as '0' | |
| u = Bit is unc | hanged | x = Bit is unki | nown | -n/n = Value at | POR and BOF | R/Value at all ot | her Resets |
| '1' = Bit is set | t | '0' = Bit is cle | ared | q = Value depe | ends on condition | on | |
| | | | | | | | |
| bit 7-4 | Unimplemented: Read as '0' | | | | | | |
| bit 3 | GxAS3E: CC | OGx Auto-shuto | down Source Ei | nable bit 3 | | | |
| | 1 = COGx is | shutdown whe | en CLC2 output | is low | | | |
| | 0 = CLC2 ou | utput has no effect on shutdown | | | | | |
| bit 2 | GxAS2E: COGx Auto-shutdown Source Enable bit 2 | | | | | | |
| | 1 = COGx is | shutdown whe | en Comparator | 2 output is low | | | |
| | 0 = Comparator 2 output has no effect on shutdown | | | | | | |
| bit 1 | GxAS1E: COGx Auto-shutdown Source Enable bit 1 | | | | | | |
| | 1 = COGx is shutdown when Comparator 1 output is low | | | | | | |
| | 0 = Compara | ator 1 output ha | as no effect on | shutdown | | | |
| bit 0 | GxAS0E: CC | OGx Auto-shuto | down Source Ei | nable bit 0 | | | |
| | 1 = COGx is | shutdown whe | en Pin selected | with COGxPPS | control is low | | |
| 0 = Pin selected with COGXPPS control has no effect on shutdown | | | | | | | |

REGISTER 18-8: COGxASD1: COG AUTO-SHUTDOWN CONTROL REGISTER 1

REGISTER 21-4: ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 0

| R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u |
|------------------|---------|--------------------|---------|----------------|------------------|------------------|--------------|
| | | | ADRE | S<9:2> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable b | it | U = Unimpler | nented bit, read | d as '0' | |
| u = Bit is unch | anged | x = Bit is unkno | own | -n/n = Value a | at POR and BC | R/Value at all o | other Resets |
| '1' = Bit is set | | '0' = Bit is clear | red | | | | |

bit 7-0 **ADRES<9:2>**: ADC Result Register bits Upper eight bits of 10-bit conversion result

REGISTER 21-5: ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 0

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| ADRES | S<1:0> | — | — | — | — | — | — |
| bit 7 | | | | | | | bit 0 |

| Legend: | | |
|----------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | |

bit 7-6 ADRES<1:0>: ADC Result Register bits Lower two bits of 10-bit conversion result

bit 5-0 **Reserved**: Do not use.





FIGURE 23-2:

VOLTAGE REFERENCE OUTPUT BUFFER EXAMPLE





FIGURE 26-4: TIMER1 GATE TOGGLE MODE





30.6.10 SLEEP OPERATION

While in Sleep mode, the I²C slave module can receive addresses or data and when an address match or complete byte transfer occurs, wake the processor from Sleep (if the MSSP interrupt is enabled).

30.6.11 EFFECTS OF A RESET

A Reset disables the MSSP module and terminates the current transfer.

30.6.12 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the Start and Stop conditions allows the determination of when the bus is free. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I^2C bus may be taken when the P bit of the SSPSTAT register is set, or the bus is Idle, with both the S and P bits clear. When the bus is busy, enabling the SSP interrupt will generate the interrupt when the Stop condition occurs.

In multi-master operation, the SDA line must be monitored for arbitration to see if the signal level is the expected output level. This check is performed by hardware with the result placed in the BCLIF bit.

The states where arbitration can be lost are:

- · Address Transfer
- · Data Transfer
- A Start Condition
- A Repeated Start Condition
- An Acknowledge Condition

30.6.13 MULTI -MASTER COMMUNICATION, BUS COLLISION AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDA pin, arbitration takes place when the master outputs a '1' on SDA, by letting SDA float high and another master asserts a '0'. When the SCL pin floats high, data should be stable. If the expected data on SDA is a '1' and the data sampled on the SDA pin is '0', then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag, BCLIF and reset the I²C port to its Idle state (Figure 30-32).

If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDA and SCL lines are deasserted and the SSPBUF can be written to. When the user services the bus collision Interrupt Service Routine and if the I^2C bus is free, the user can resume communication by asserting a Start condition.

If a Start, Repeated Start, Stop or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDA and SCL lines are deasserted and the respective control bits in the SSP-CON2 register are cleared. When the user services the bus collision Interrupt Service Routine and if the I^2C bus is free, the user can resume communication by asserting a Start condition.

The master will continue to monitor the SDA and SCL pins. If a Stop condition occurs, the SSPIF bit will be set.

A write to the SSPBUF will start the transmission of data at the first data bit, regardless of where the transmitter left off when the bus collision occurred.

In Multi-Master mode, the interrupt generation on the detection of Start and Stop conditions allows the determination of when the bus is free. Control of the I^2C bus can be taken when the P bit is set in the SSPSTAT register, or the bus is Idle and the S and P bits are cleared.

FIGURE 30-32: BUS COLLISION TIMING FOR TRANSMIT AND ACKNOWLEDGE



31.1.2.4 Receive Framing Error

Each character in the receive FIFO buffer has a corresponding framing error Status bit. A framing error indicates that a Stop bit was not seen at the expected time. The framing error status is accessed via the FERR bit of the RCSTA register. The FERR bit represents the status of the top unread character in the receive FIFO. Therefore, the FERR bit must be read before reading the RCREG.

The FERR bit is read-only and only applies to the top unread character in the receive FIFO. A framing error (FERR = 1) does not preclude reception of additional characters. It is not necessary to clear the FERR bit. Reading the next character from the FIFO buffer will advance the FIFO to the next character and the next corresponding framing error.

The FERR bit can be forced clear by clearing the SPEN bit of the RCSTA register which resets the EUSART. Clearing the CREN bit of the RCSTA register does not affect the FERR bit. A framing error by itself does not generate an interrupt.

| Note: | If all receive characters in the receive |
|-------|---|
| | FIFO have framing errors, repeated reads |
| | of the RCREG will not clear the FERR bit. |

31.1.2.5 Receive Overrun Error

The receive FIFO buffer can hold two characters. An overrun error will be generated if a third character, in its entirety, is received before the FIFO is accessed. When this happens the OERR bit of the RCSTA register is set. The characters already in the FIFO buffer can be read but no additional characters will be received until the error is cleared. The error must be cleared by either clearing the CREN bit of the RCSTA register or by resetting the EUSART by clearing the SPEN bit of the RCSTA register.

31.1.2.6 Receiving 9-Bit Characters

The EUSART supports 9-bit character reception. When the RX9 bit of the RCSTA register is set the EUSART will shift nine bits into the RSR for each character received. The RX9D bit of the RCSTA register is the ninth and Most Significant data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the eight Least Significant bits from the RCREG.

31.1.2.7 Address Detection

A special Address Detection mode is available for use when multiple receivers share the same transmission line, such as in RS-485 systems. Address detection is enabled by setting the ADDEN bit of the RCSTA register.

Address detection requires 9-bit character reception. When address detection is enabled, only characters with the ninth data bit set will be transferred to the receive FIFO buffer, thereby setting the RCIF interrupt bit. All other characters will be ignored.

Upon receiving an address character, user software determines if the address matches its own. Upon address match, user software must disable address detection by clearing the ADDEN bit before the next Stop bit occurs. When user software detects the end of the message, determined by the message protocol used, software places the receiver back into the Address Detection mode by setting the ADDEN bit.

31.4 EUSART Baud Rate Generator (BRG)

The Baud Rate Generator (BRG) is an 8-bit or 16-bit timer that is dedicated to the support of both the asynchronous and synchronous EUSART operation. By default, the BRG operates in 8-bit mode. Setting the BRG16 bit of the BAUDCON register selects 16-bit mode.

The SPBRGH, SPBRGL register pair determines the period of the free running baud rate timer. In Asynchronous mode the multiplier of the baud rate period is determined by both the BRGH bit of the TXSTA register and the BRG16 bit of the BAUDCON register. In Synchronous mode, the BRGH bit is ignored.

Table 31-3 contains the formulas for determining the baud rate. Example 31-1 provides a sample calculation for determining the baud rate and baud rate error.

Typical baud rates and error values for various asynchronous modes have been computed for your convenience and are shown in Table 31-5. It may be advantageous to use the high baud rate (BRGH = 1), or the 16-bit BRG (BRG16 = 1) to reduce the baud rate error. The 16-bit BRG mode is used to achieve slow baud rates for fast oscillator frequencies.

Writing a new value to the SPBRGH, SPBRGL register pair causes the BRG timer to be reset (or cleared). This ensures that the BRG does not wait for a timer overflow before outputting the new baud rate.

If the system clock is changed during an active receive operation, a receive error or data loss may result. To avoid this problem, check the status of the RCIDL bit to make sure that the receive operation is idle before changing the system clock.

EXAMPLE 31-1: CALCULATING BAUD RATE ERROR

For a device with Fosc of 16 MHz, desired baud rate of 9600, Asynchronous mode, 8-bit BRG: Fosc Desired Baud Rate = $\frac{1000}{64([SPBRGH:SPBRGL] + 1)}$ Solving for SPBRGH:SPBRGL: Fosc $X = \frac{Desired Baud Rate}{-1}$ 64 16000000 $\frac{9600}{64} - 1$ = [25.042] = 25 Calculated Baud Rate = $\frac{16000000}{64(25+1)}$ = 9615Error = Calc. Baud Rate – Desired Baud Rate Desired Baud Rate $= \frac{(9615 - 9600)}{9600} = 0.16\%$

32.0 IN-CIRCUIT SERIAL PROGRAMMING[™] (ICSP[™])

ICSP[™] programming allows customers to manufacture circuit boards with unprogrammed devices. Programming can be done after the assembly process, allowing the device to be programmed with the most recent firmware or a custom firmware. Five pins are needed for ICSP[™] programming:

- ICSPCLK
- ICSPDAT
- MCLR/VPP
- VDD
- Vss

In Program/Verify mode the program memory, user IDs and the Configuration Words are programmed through serial communications. The ICSPDAT pin is a bidirectional I/O used for transferring the serial data and the ICSPCLK pin is the clock input. For more information on ICSP™ refer to the "*PIC16(L)F170X Memory Programming Specification*" (DS41683).

32.1 High-Voltage Programming Entry Mode

The device is placed into High-Voltage Programming Entry mode by holding the ICSPCLK and ICSPDAT pins low then raising the voltage on MCLR/VPP to VIHH.

32.2 Low-Voltage Programming Entry Mode

The Low-Voltage Programming Entry mode allows the PIC[®] Flash MCUs to be programmed using VDD only, without high voltage. When the LVP bit of Configuration Words is set to '1', the low-voltage ICSP programming entry is enabled. To disable the Low-Voltage ICSP mode, the LVP bit must be programmed to '0'.

Entry into the Low-Voltage Programming Entry mode requires the following steps:

- 1. MCLR is brought to VIL.
- 2. A 32-bit key sequence is presented on ICSPDAT, while clocking ICSPCLK.

Once the key sequence is complete, $\overline{\text{MCLR}}$ must be held at VIL for as long as Program/Verify mode is to be maintained.

If low-voltage programming is enabled (LVP = 1), the $\overline{\text{MCLR}}$ Reset function is automatically enabled and cannot be disabled. See **Section 5.5 "MCLR"** for more information.

The LVP bit can only be reprogrammed to '0' by using the High-Voltage Programming mode.

32.3 Common Programming Interfaces

Connection to a target device is typically done through an ICSP[™] header. A commonly found connector on development tools is the RJ-11 in the 6P6C (6-pin, 6-connector) configuration. See Figure 32-1.





Another connector often found in use with the PICkit[™] programmers is a standard 6-pin header with 0.1 inch spacing. Refer to Figure 32-2.

For additional interface recommendations, refer to your specific device programmer manual prior to PCB design.

It is recommended that isolation devices be used to separate the programming pins from other circuitry. The type of isolation is highly dependent on the specific application and may include devices such as resistors, diodes, or even jumpers. See Figure 32-3 for more information.



FIGURE 34-3: POR AND POR REARM WITH SLOW RISING VDD

Note: Unless otherwise noted, VIN = 5V, Fosc = 300 kHz, CIN = 0.1 µF, TA = 25°C.



FIGURE 35-43: IPD, Timer1 Oscillator, Fosc = 32 kHz, PIC16LF1713/6 Only.



FIGURE 35-44: IPD, Timer1 Oscillator, Fosc = 32 kHz, PIC16F1713/6 Only.



FIGURE 35-45: IPD, Op Amp, High GBWP Mode (OPAxSP = 1), PIC16LF1713/6 Only.



FIGURE 35-46: IPD, Op Amp, High GBWP *Mode* (*OPAxSP* = 1), *PIC16F1713/6 Only*.



PIC16LF1713/6 Only.



FIGURE 35-48: IPD, ADC Non-Converting, PIC16F1713/6 Only.

(Au) aal

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





| | MILLIMETERS | | | | | |
|--------------------------|-------------|-----------|-----------|------|--|--|
| Dimension | Limits | MIN | NOM | MAX | | |
| Number of Pins | Z | 28 | | | | |
| Pitch | е | | 1.27 BSC | | | |
| Overall Height | A | - | - | 2.65 | | |
| Molded Package Thickness | A2 | 2.05 | - | - | | |
| Standoff § | A1 | 0.10 | - | 0.30 | | |
| Overall Width | E | | 10.30 BSC | | | |
| Molded Package Width | E1 | 7.50 BSC | | | | |
| Overall Length | D | 17.90 BSC | | | | |
| Chamfer (Optional) | h | 0.25 | - | 0.75 | | |
| Foot Length | L | 0.40 | - | 1.27 | | |
| Footprint | L1 | 1.40 REF | | | | |
| Lead Angle | Θ | 0° | - | I | | |
| Foot Angle | φ | 0° | - | 8° | | |
| Lead Thickness | С | 0.18 | - | 0.33 | | |
| Lead Width | b | 0.31 | - | 0.51 | | |
| Mold Draft Angle Top | α | 5° | - | 15° | | |
| Mold Draft Angle Bottom | β | 5° | - | 15° | | |

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- Dimensioning and tolerancing per ASME Y14.5M BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing C04-052C Sheet 2 of 2

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

| PART NO. | [X] ⁽¹⁾ X /XX T T T Tape and Reel Temperature Package Option Range | XXX Pattern | Examples: a) PIC16LF1713- I/P Industrial temperature |
|--------------------------|---|---------------------|--|
| Device: | PIC16F1713, PIC16LF1713, PIC16F1716, PIC16LF1716 | | PDIP package b) PIC16F1716- E/SS Extended temperature, SSOP package |
| Tape and Reel Option: | Blank = Standard packaging (tube or tray) T = Tape and Reel ⁽¹⁾ | | |
| Temperature Range: | I = -40° C to $+85^{\circ}$ C (Industrial) E = -40° C to $+125^{\circ}$ C (Extended) | | |
| Package: ⁽²⁾ | $\begin{array}{rcl} SP &= SPDIP\\ SO &= SOIC\\ SS &= SSOP\\ MV &= UQFN\\ ML &= QFN \end{array}$ | | Note 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and |
| Pattern: | QTP, SQTP, Code or Special Requirements (blank otherwise) | | Reel option. Small form-factor packaging options may be available. Please check <u>www.microchip.com/packaging</u> for small-form factor package availability, or contact your local Sales Office. |