



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	25
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 17x10b; D/A 1x5b, 1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.300", 7.62mm)
Supplier Device Package	28-SPDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f1716-e-sp

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

5.0 RESETS

There are multiple ways to reset this device:

- Power-on Reset (POR)
- Brown-out Reset (BOR)
- Low-Power Brown-out Reset (LPBOR)
- MCLR Reset
- WDT Reset
- RESET instruction
- Stack Overflow
- Stack Underflow
- · Programming mode exit

To allow VDD to stabilize, an optional power-up timer can be enabled to extend the Reset time after a BOR or POR event.

FIGURE 5-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 5-1.

R-1/q	R-0/q	R-q/q	R-0/q	R-0/q	R-q/q	R-0/0	R-0/q
SOSCR	PLLR	OSTS	HFIOFR	HFIOFL	MFIOFR	LFIOFR	HFIOFS
bit 7				-	•	•	bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets
'1' = Bit is set		'0' = Bit is clea	ared	q = Condition	al		
bit 7	SOSCR : Sec <u>If T1OSCEN</u> 1 = Seconda 0 = Seconda <u>If T1OSCEN</u> 1 = Seconda	ondary Oscillat = 1: ary oscillator is ary oscillator is = 0: ary clock sourc	or Ready bit ready not ready e is always rea	ady			
bit 6	PLLR 4x PLL 1 = 4x PLL i 0 = 4x PLL i	. Ready bit s ready s not ready					
bit 5	OSTS: Oscilla 1 = Running 0 = Running	ator Start-up Ti from the clock from an intern	mer Status bit defined by th al oscillator (F	e FOSC<2:0> k OSC<2:0> = 1	oits of the Confi 00)	guration Word	s
bit 4	HFIOFR: High 1 = HFINTOS 0 = HFINTOS	h-Frequency Ir SC is ready SC is not ready	ternal Oscillat	or Ready bit			
bit 3	HFIOFL: High 1 = HFINTOS 0 = HFINTOS	n-Frequency In SC is at least 2 SC is not 2% a	ternal Oscillat % accurate ccurate	or Locked bit			
bit 2	MFIOFR: Me 1 = MFINTO 0 = MFINTO	dium Frequenc SC is ready SC is not ready	y Internal Osc	illator Ready bi	it		
bit 1	LFIOFR: Low 1 = LFINTOS 0 = LFINTOS	r-Frequency Inf SC is ready SC is not ready	ernal Oscillato	or Ready bit			
bit 0	HFIOFS: High 1 = HFINTOS 0 = HFINTOS	h-Frequency In SC is at least 0 SC is not 0.5%	ternal Oscillat .5% accurate accurate	or Stable bit			

REGISTER 6-2: OSCSTAT: OSCILLATOR STATUS REGISTER

9.6 Register Definitions: Watchdog Control

REGISTER 9-1: WDTCON: WATCHDOG TIMER CONTROL REGISTER

U-0	U-0	R/W-0/0	R/W-1/1	R/W-0/0	R/W-1/1	R/W-1/1	R/W-0/0
				WDTPS<4:0>(1)		SWDTEN
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
u = Bit is uncha	anged	x = Bit is unkr	iown	-m/n = Value a	at POR and BC	R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7-6	Unimplemen	ted: Read as ')'				
bit 5-1	WDTPS<4:0>	: Watchdog Tir	mer Period Se	elect bits ⁽¹⁾			
	Bit Value = P	Prescale Rate					
	11111 = Re	served. Results	s in minimum	interval (1:32)			
	•						
	•						
	10011 = Re	served. Results	s in minimum	interval (1:32)			
	10010 = 1 :8	388608 (2 ²³) (I	nterval 256s	nominal)			
	10001 = 1:4	194304 (2 ²²) (I	nterval 128s	nominal)			
	10000 = 1:2	097152 (2 ²¹) (I	nterval 64s n	ominal)			
	01111 = 1:1	048576 (2 ²⁰) (I	nterval 32s n	ominal)			
	01110 = 1:5	24288 (2 ¹⁹) (In	terval 16s no	minal)			
	01101 = 12	.02144 (2 ¹⁰) (III 31072 (2 ¹⁷) (In	terval as non	ninal)			
	01000 = 1.1 01011 = 1.6	5536 (Interval	2s nominal) (Reset value)			
	01010 = 1:3	2768 (Interval	1s nominal)				
	01001 = 1:1	6384 (Interval	512 ms nomir	nal)			
	01000 = 1:8	192 (Interval 2	56 ms nomina	al)			
	00111 = 1:4	096 (Interval 1)	28 ms nomina	al)			
	00110 = 1:2	048 (Interval 64	4 ms nominal)			
	00101 = 1.1	12 (Interval 16	ms nominal))			
	000100 - 1:0 00011 = 1:2	56 (Interval 8 n	ns nominal)				
	00010 = 1:1	28 (Interval 4 n	ns nominal)				
	00001 = 1:6	4 (Interval 2 m	s nominal)				
	00000 = 1:3	2 (Interval 1 m	s nominal)				
bit 0	SWDTEN: So	oftware Enable/	Disable for W	atchdog Timer	bit		
	If WDTE<1:0>	<u>> = 1x</u> :					
	This bit is igno	ored.					
	$\frac{11 \text{ VVD} 1 \text{ E} < 1.02}{1 \text{ E} \text{ VD} 1 \text{ E} < 1.02}$	r = 01					
	0 = WDT is ti	urned off					
	If WDTE<1:0	> = <u>00</u> :					
	This bit is igno	ored.					



W-0/0	W-0/0	W-0/0	W-0/0	W-0/0	W-0/0	W-0/0	W-0/0
		Prog	ram Memory	/ Control Regist	ter 2		
bit 7							bit 0
Legend:							
R = Readable b	pit	W = Writable b	pit	U = Unimpler	mented bit, read	l as '0'	
S = Bit can only	/ be set	x = Bit is unkno	own	-n/n = Value a	at POR and BO	R/Value at all c	other Resets
'1' = Bit is set		'0' = Bit is clea	red				

REGISTER 10-6: PMCON2: PROGRAM MEMORY CONTROL 2 REGISTER

bit 7-0 Flash Memory Unlock Pattern bits

To unlock writes, a 55h must be written first, followed by an AAh, before setting the WR bit of the PMCON1 register. The value written to this register is used to unlock the writes. There are specific timing requirements on these writes.

TABLE 10-3: SUMMARY OF REGISTERS ASSOCIATED WITH FLASH PROGRAM MEMORY

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	83
PMCON1	_(1)	CFGS	LWLO	FREE	WRERR	WREN	WR	RD	114
PMCON2		Program Memory Control Register 2						115	
PMADRL		PMADRL<7:0>					113		
PMADRH	_(1)	(1) PMADRH<6:0>					113		
PMDATL		PMDATL<7:0>					113		
PMDATH		— — РМДАТН<5:0>					113		

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by Flash program memory. **Note 1:** Unimplemented, read as '1'.

TABLE 10-4:	SUMMARY OF	CONFIGURATION WORD) WITH FLASH PROGRAM MEMOR
-------------	------------	---------------------------	----------------------------

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
	13:8					CLKOUTEN	BOREN	N<1:0>	_	47
CONFIGI	7:0	CP	MCLRE	PWRTE	WDT	E<1:0>	—	FOSC	<1:0>	4/
CONFIG2	13:8	_	_	LVP	DEBUG	LPBOR	BORV	STVREN	PLLEN	40
	7:0	ZCDDIS	_	_	_	—	PPS1WAY	WRT	<1:0>	49

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by Flash program memory.

u = Bit is unchanged

'1' = Bit is set

R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0
IOCCF7	IOCCF6	IOCCF5	IOCCF4	IOCCF3	IOCCF2	IOCCF1	IOCCF0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	

REGISTER 13-9: IOCCF: INTERRUPT-ON-CHANGE PORTC FLAG REGISTER

bit 7-0 **IOCCF<7:0>:** Interrupt-on-Change PORTC Flag bits

x = Bit is unknown

'0' = Bit is cleared

1 = An enabled change was detected on the associated pin.

Set when IOCCPx = 1 and a rising edge was detected on RCx, or when IOCCNx = 1 and a falling edge was detected on RCx.

HS - Bit is set in hardware

-n/n = Value at POR and BOR/Value at all other Resets

0 = No change was detected, or the user cleared the detected change.

REGISTER 13-10: IOCEP: INTERRUPT-ON-CHANGE PORTE POSITIVE EDGE REGISTER

U-0	U-0	U-0	U-0	R/W-0/0	U-0	U-0	U-0
—	—	—	—	IOCEP3	—	—	—
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-4	Unimplemented:	Read as '0'
---------	-----------------------	-------------

1.11.0	
DIT 3	IUCEP: Interrupt-on-Change PORTE Positive Edge Enable bits

- 1 = Interrupt-on-Change enabled on the pin for a positive going edge. IOCEFx bit and IOCIF flag will be set upon detecting an edge.
 - 0 = Interrupt-on-Change disabled for the associated pin.

bit 2-0 Unimplemented: Read as '0'

16.10 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 16-4. Since the analog input pins share their connection with a digital input, they have reverse biased ESD protection diodes to VDD and Vss. The analog input, therefore, must be between Vss and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up may occur.

A maximum source impedance of $10 \text{ k}\Omega$ is recommended for the analog sources. Also, any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current to minimize inaccuracies introduced.

- Note 1: When reading a PORT register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert as an analog input, according to the input specification.
 - 2: Analog levels on any pin defined as a digital input, may cause the input buffer to consume more current than is specified.







FIGURE 18-5: SIMPLIFIED COG BLOCK DIAGRAM (HALF-BRIDGE MODE, GXMD = 4)

18.8 Auto-shutdown Control

Auto-shutdown is a method to immediately override the COG output levels with specific overrides that allow for safe shutdown of the circuit.

The shutdown state can be either cleared automatically or held until cleared by software. In either case, the shutdown overrides remain in effect until the first rising event after the shutdown is cleared.

18.8.1 SHUTDOWN

The shutdown state can be entered by either of the following two mechanisms:

- Software generated
- External Input

18.8.1.1 Software Generated Shutdown

Setting the GxASE bit of the COGxASD0 register (Register 18-7) will force the COG into the shutdown state.

When auto-restart is disabled, the shutdown state will persist until the first rising event after the GxASE bit is cleared by software.

When auto-restart is enabled, the GxASE bit will clear automatically and resume operation on the first rising event after the shutdown input clears. See Figure 18-15 and **Section 18.8.3.2 "Auto-Restart"**.

18.8.1.2 External Shutdown Source

External shutdown inputs provide the fastest way to safely suspend COG operation in the event of a Fault condition. When any of the selected shutdown inputs goes true, the output drive latches are reset and the COG outputs immediately go to the selected override levels without software delay.

Any combination of the input sources can be selected to cause a shutdown condition. Shutdown occurs when the selected source is low. Shutdown input sources include:

- Any input pin selected with the COGxPPS control
- C2OUT
- C10UT
- CLC2OUT

Shutdown inputs are selected independently with bits of the COGxASD1 register (Register 18-8).

Note:	Shutd	own inputs	are leve	l ser	isitive, r	ot
	edge s	sensitive. Tl	he shutdo	wn st	ate canr	ot
	be cle	ared as lor	ng as the	shuto	lown inp	out
	level	persists,	except	by	disabli	ng
	auto-s	hutdown,				-

18.8.2 PIN OVERRIDE LEVELS

The levels driven to the output pins, while the shutdown is active, are controlled by the GxASDAC<1:0> and GxASDBC<1:0> bits of the COGxASD0 register (Register 18-7). GxASDAC<1:0> controls the COGxA and COGxC override levels and GxASDBC<1:0> controls the COGxB and COGxD override levels. There are four override options for each output pair:

- Forced low
- Forced high
- Tri-state
- PWM inactive state (same state as that caused by a falling event)

Note:	The polarity control does not apply to the
	forced low and high override levels but
	does apply to the PWM inactive state.

18.8.3 AUTO-SHUTDOWN RESTART

After an auto-shutdown event has occurred, there are two ways to resume operation:

- Software controlled
- Auto-restart

The restart method is selected with the GxARSEN bit of the COGxASD0 register. Waveforms of a software controlled automatic restart are shown in Figure 18-15.

18.8.3.1 Software Controlled Restart

When the GxARSEN bit of the COGxASD0 register is cleared, software must clear the GxASE bit to restart COG operation after an auto-shutdown event.

The COG will resume operation on the first rising event after the GxASE bit is cleared. Clearing the shutdown state requires all selected shutdown inputs to be false, otherwise, the GxASE bit will remain set.

18.8.3.2 Auto-Restart

When the GxARSEN bit of the COGxASD0 register is set, the COG will restart from the auto-shutdown state automatically.

The GxASE bit will clear automatically and the COG will resume operation on the first rising event after all selected shutdown inputs go false.

20.2 Fixed Duty Cycle (FDC) Mode

In Fixed Duty Cycle (FDC) mode, every time the accumulator overflows (NCO_overflow), the output is toggled. This provides a 50% duty cycle, provided that the increment value remains constant. For more information, see Figure 20-2.

The FDC mode is selected by clearing the NxPFM bit in the NCOxCON register.

20.3 Pulse Frequency (PF) Mode

In Pulse Frequency (PF) mode, every time the accumulator overflows (NCO_overflow), the output becomes active for one or more clock periods. Once the clock period expires, the output returns to an inactive state. This provides a pulsed output.

The output becomes active on the rising clock edge immediately following the overflow event. For more information, see Figure 20-2.

The value of the active and inactive states depends on the polarity bit, NxPOL in the NCOxCON register.

The PF mode is selected by setting the NxPFM bit in the NCOxCON register.

20.3.1 OUTPUT PULSE WIDTH CONTROL

When operating in PF mode, the active state of the output can vary in width by multiple clock periods. Various pulse widths are selected with the NxPWS<2:0> bits in the NCOxCLK register.

When the selected pulse width is greater than the accumulator overflow time frame, the output of the NCOx operation is indeterminate.

20.4 Output Polarity Control

The last stage in the NCOx module is the output polarity. The NxPOL bit in the NCOxCON register selects the output polarity. Changing the polarity while the interrupts are enabled will cause an interrupt for the resulting output transition.

The NCOx output can be used internally by source code or other peripherals. Accomplish this by reading the NxOUT (read-only) bit of the NCOxCON register.

The NCOx output signal is available to the following peripherals:

- CLC
- CWG

20.5 Interrupts

When the accumulator overflows (NCO_overflow), the NCOx Interrupt Flag bit, NCOxIF, of the PIRx register is set. To enable the interrupt event (NCO_interrupt), the following bits must be set:

- NxEN bit of the NCOxCON register
- NCOxIE bit of the PIEx register
- PEIE bit of the INTCON register
- · GIE bit of the INTCON register

The interrupt must be cleared by software by clearing the NCOxIF bit in the Interrupt Service Routine.

20.6 Effects of a Reset

All of the NCOx registers are cleared to zero as the result of a Reset.

20.7 Operation In Sleep

The NCO module operates independently from the system clock and will continue to run during Sleep, provided that the clock source selected remains active.

The HFINTOSC remains active during Sleep when the NCO module is enabled and the HFINTOSC is selected as the clock source, regardless of the system clock source selected.

In other words, if the HFINTOSC is simultaneously selected as the system clock and the NCO clock source, when the NCO is enabled, the CPU will go idle during Sleep, but the NCO will continue to operate and the HFINTOSC will remain active.

This will have a direct effect on the Sleep mode current.

21.2 ADC Operation

21.2.1 STARTING A CONVERSION

To enable the ADC module, the ADON bit of the ADCON0 register must be set to a '1'. Setting the GO/DONE bit of the ADCON0 register to a '1' will start the Analog-to-Digital conversion.

Note:	The GO/DONE bit should not be set in the				
	same instruction that turns on the ADC Refer to Section 21.2.6 "ADC Conver-				
	sion Procedure".				

21.2.2 COMPLETION OF A CONVERSION

When the conversion is complete, the ADC module will:

- Clear the GO/DONE bit
- Set the ADIF Interrupt Flag bit
- Update the ADRESH and ADRESL registers with new conversion result

21.2.3 TERMINATING A CONVERSION

If a conversion must be terminated before completion, the GO/DONE bit can be cleared in software. The ADRESH and ADRESL registers will be updated with the partially complete Analog-to-Digital conversion sample. Incomplete bits will match the last bit converted.

Note: A device Reset forces all registers to their Reset state. Thus, the ADC module is turned off and any pending conversion is terminated.

21.2.4 ADC OPERATION DURING SLEEP

The ADC module can operate during Sleep. This requires the ADC clock source to be set to the FRC option. When the FRC oscillator source is selected, the ADC waits one additional instruction before starting the conversion. This allows the SLEEP instruction to be executed, which can reduce system noise during the conversion. If the ADC interrupt is enabled, the device will wake-up from Sleep when the conversion completes. If the ADC interrupt is disabled, the ADC module is turned off after the conversion completes, although the ADON bit remains set.

When the ADC clock source is something other than FRC, a SLEEP instruction causes the present conversion to be aborted and the ADC module is turned off, although the ADON bit remains set.

21.2.5 AUTO-CONVERSION TRIGGER

The Auto-conversion Trigger allows periodic ADC measurements without software intervention. When a rising edge of the selected source occurs, the GO/DONE bit is set by hardware.

The Auto-conversion Trigger source is selected with the TRIGSEL<3:0> bits of the ADCON2 register.

Using the Auto-conversion Trigger does not assure proper ADC timing. It is the user's responsibility to ensure that the ADC timing requirements are met.

See Table 21-2 for auto-conversion sources. TABLE 21-2: AUTO-CONVERSION SOURCES

Source Peripheral	Signal Name
CCP1	
CCP2	
Timer0	T0_overflow
Timer1	T1_overflow
Timer2	T2_match
Timer4	T4_match
Timer6	T6_match
Comparator C1	sync_C1OUT
Comparator C2	sync_C2OUT
CLC1	LC1_out
CLC2	LC2_out
CLC3	LC3_out
CLC4	LC4_out

27.0 TIMER2/4/6 MODULE

The Timer2/4/6 modules are 8-bit timers that incorporate the following features:

- 8-bit Timer and Period registers (TMR2 and PR2, respectively)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4, 1:16, and 1:64)
- Software programmable postscaler (1:1 to 1:16)
- Interrupt on TMR2 match with PR2, respectively
- Optional use as the shift clock for the MSSP module

See Figure 27-1 for a block diagram of Timer2.

Three identical Timer2 modules are implemented on this device. To maintain consistency with earlier devices, the timers are named Timer2, Timer4, and Timer6. All references to Timer2 apply as well to Timer4 and Timer6.





30.2 SPI Mode Overview

The Serial Peripheral Interface (SPI) bus is a synchronous serial data communication bus that operates in Full-Duplex mode. Devices communicate in a master/slave environment where the master device initiates the communication. A slave device is controlled through a Chip Select known as Slave Select.

The SPI bus specifies four signal connections:

- · Serial Clock (SCK)
- Serial Data Out (SDO)
- Serial Data In (SDI)
- Slave Select (SS)

Figure 30-1 shows the block diagram of the MSSP module when operating in SPI mode.

The SPI bus operates with a single master device and one or more slave devices. When multiple slave devices are used, an independent Slave Select connection is required from the master device to each slave device.

Figure 30-4 shows a typical connection between a master device and multiple slave devices.

The master selects only one slave at a time. Most slave devices have tri-state outputs so their output signal appears disconnected from the bus when they are not selected.

Transmissions involve two shift registers, eight bits in size, one in the master and one in the slave. With either the master or the slave device, data is always shifted out one bit at a time, with the Most Significant bit (MSb) shifted out first. At the same time, a new Least Significant bit (LSb) is shifted into the same register.

Figure 30-5 shows a typical connection between two processors configured as master and slave devices.

Data is shifted out of both shift registers on the programmed clock edge and latched on the opposite edge of the clock.

The master device transmits information out on its SDO output pin which is connected to, and received by, the slave's SDI input pin. The slave device transmits information out on its SDO output pin, which is connected to, and received by, the master's SDI input pin.

To begin communication, the master device first sends out the clock signal. Both the master and the slave devices should be configured for the same clock polarity.

The master device starts a transmission by sending out the MSb from its shift register. The slave device reads this bit from that same line and saves it into the LSb position of its shift register. During each SPI clock cycle, a full-duplex data transmission occurs. This means that while the master device is sending out the MSb from its shift register (on its SDO pin) and the slave device is reading this bit and saving it as the LSb of its shift register, that the slave device is also sending out the MSb from its shift register (on its SDO pin) and the master device is reading this bit and saving it as the LSb of its shift register.

After eight bits have been shifted out, the master and slave have exchanged register values.

If there is more data to exchange, the shift registers are loaded with new data and the process repeats itself.

Whether the data is meaningful or not (dummy data), depends on the application software. This leads to three scenarios for data transmission:

- Master sends useful data and slave sends dummy data.
- Master sends useful data and slave sends useful data.
- Master sends dummy data and slave sends useful data.

Transmissions may involve any number of clock cycles. When there is no more data to be transmitted, the master stops sending the clock signal and it deselects the slave.

Every slave device connected to the bus that has not been selected through its slave select line must disregard the clock and transmission signals and must not transmit out any data of its own.





REGISTER 30-5: SSP1MSK: SSP MASK REGISTER

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1		
			MSK	<7:0>					
bit 7							bit 0		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
u = Bit is unc	hanged	x = Bit is unkr	nown	-n/n = Value at POR and BOR/Value at all other Reset					
'1' = Bit is set '0' = Bit is cle			ared						
bit 7-1	MSK<7:1>:	Mask bits							
	 1 = The received address bit n is compared to SSPADD<n> to detect I²C address match</n> 0 = The received address bit n is not used to detect I²C address match 								
bit 0	MSK<0>: MiI2C Slave mo1 = The rec0 = The rec	ask bit for I ² C S ode, 10-bit addre eived address b eived address b	lave mode, 10 ess (SSPM<3 it 0 is compar it 0 is not use	0-bit Address 3:0> = 0111 or red to SSPADD d to detect I ² C	1111): <0> to detect l ² address match	² C address ma	tch		

I²C Slave mode, 7-bit address, the bit is ignored

'0' = Bit is cleared

REGISTER 30-6: SSP1ADD: MSSP ADDRESS AND BAUD RATE REGISTER (I²C MODE)

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
			ADD	<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	bit	U = Unimpler	nented bit, read	d as '0'	
u = Bit is unch	anged	x = Bit is unkn	iown	-n/n = Value a	at POR and BO	R/Value at all	other Resets

Master mode:

1' = Bit is set

bit 7-0 ADD<7:0>: Baud Rate Clock Divider bits SCL pin clock period = ((ADD<7:0> + 1) *4)/Fosc

<u>10-Bit Slave mode – Most Significant Address Byte:</u>

- bit 7-3 **Not used:** Unused for Most Significant Address Byte. Bit state of this register is a "don't care". Bit pattern sent by master is fixed by I²C specification and must be equal to '11110'. However, those bits are compared by hardware and are not affected by the value in this register.
- bit 2-1 ADD<2:1>: Two Most Significant bits of 10-bit address
- bit 0 Not used: Unused in this mode. Bit state is a "don't care".

10-Bit Slave mode – Least Significant Address Byte:

bit 7-0 ADD<7:0>: Eight Least Significant bits of 10-bit address

7-Bit Slave mode:

bit 0 Not used: Unused in this mode. Bit state is a "don't care".

OperandsDescriptionCyclesMSbLSbAffectedNoticeBYTE-ORIENTED FILE REGISTER OPERATIONSADDWF f, dAdd W and f1000111dfffffffC, DC, Z2ADDWF f, dAdd with Carry W and f1111101dfffffffC, DC, Z2ANDWF f, dAND W with f1000101dfffffffC, Z2ASRF f, dArithmetic Right Shift1110101dfffffffC, Z2LSLF f, dLogical Left Shift1110101dfffffffC, Z2LSRF f, dLogical Right Shift1110101dfffffffC, Z2CLRF fClear f1000001000000xxZCCOMF f, dDecrement f1001001dffffffffZ2INCF f, dIncrement f1001010dfffffffZ2INCF f, dInclusive OR W with f1001000dfffffffZ2INCF f, dRotate Left fthrough Carry1001000dfffffff22INCF f, dRotate Left fthrough Carry1001101dfffffff22INCF f, dRotate Left fthrough Carry1001000dfffffff22SUBWF f, dSubtract W from f10000010 <t< th=""><th colspan="2">Mnemonic,</th><th>Description</th><th>Cycles</th><th></th><th>14-Bit</th><th>Opcode</th><th>•</th><th>Status</th><th rowspan="2">Notes</th></t<>	Mnemonic,		Description	Cycles		14-Bit	Opcode	•	Status	Notes
BYTE-ORIENTED FILE REGISTER OPERATIONSADDWFf, dAdd W and f111000111dfffffffC, DC, Z2ADDWFCf, dAdd with Carry W and f1111101dfffffffC, DC, Z2ANDWFf, dAND W with f11000101dfffffffZ2ASRFf, dArithmetic Right Shift1110101dfffffffC, Z2LSLFf, dLogical Left Shift1110101dfffffffC, Z2LSRFf, dLogical Right Shift1110110dfffffffC, Z2CLRFfClear f10000011000000xxZZCOMFf, dDecrement f1001001dfffffffZ2INCFf, dIncrement f1000011dfffffffZ2IORWFf, dInclusive OR W with f1001000dfffffffZ2MOVFf, dRotate Left fthrough Carry1001001dfffffffZ2SUBWF f, dSubtract W from f1001101dfffffffC22SUBWF f, dSubtract W from f1000100dfffffffC22SUBWF f, dSubtract with Borrow W from f11000010	Oper	rands	Description		MSb			LSb	Affected	
ADDWFf, dAdd W and f1000111dffffffffC, DC, Z2ADDWFCf, dAdd with Carry W and f1111101dffffffffC, DC, Z2ANDWFf, dAND W with f1000101dffffffffZ2ASRFf, dArithmetic Right Shift1110111dffffffffC, Z2LSLFf, dLogical Left Shift1110101dfffffffC, Z2LSRFf, dLogical Right Shift1110110dfffffffC, Z2CLRFfClear f10000011fffffffZ2CLRW-Clear W1000001000000xxZ2COMFf, dDecrement f1001001dfffffffZ2INCFf, dIncrement f1001010dfffffffZ2IORWFf, dInclusive OR W with f1001000dfffffffZ2MOVFf, dRotate Left through Carry1001000dfffffff22SUBWF f, dSubtract W from f1001010dfffffffC22SUBWF f, dSubtract W ith Borrow W from f1101010dfffffffC22SUBWFBf, d	BYTE-ORIENTED FILE REGISTER OPERATIONS									
ADDWFC f, dAdd with Carry W and f1111101dfff ffffC, DC, Z2ANDWF f, dAND W with f1000101dfff ffffZ2ASRF f, dArithmetic Right Shift1110111dfff ffffC, Z2LSLF f, dLogical Left Shift1110101dfff ffffC, Z2LSRF f, dLogical Right Shift1110101dfff ffffC, Z2CLRF fClear f100000110fff ffffZ2COMF f, dComplement f1000001000000xxZDECF f, dDecrement f1001001dfff ffffZ2INCF f, dIncrement f1001000dfff ffffZ2MOVF f, dMove f1001000dfff ffffZ2MOVF f, dRotate Left fthrough Carry1001001dfff ffffC2RRF f, dSubtract W from f1001001dfff ffffC2SUBWFB f, dSubtract with Borrow W from f1101011dfff ffffC, DC, Z2	ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C, DC, Z	2
ANDWFf, dAND W with f1000101dfffffffZ2ASRFf, dArithmetic Right Shift1110111dfffffffC, Z2LSLFf, dLogical Left Shift1110101dfffffffC, Z2LSRFf, dLogical Right Shift1110110dfffffffC, Z2CLRFfClear f1000001lfffffffZ2CLRW-Clear W1000001000000xxZZCOMFf, dComplement f1001001dffffffffZ2DECFf, dIncrement f1001010dffffffffZ2INCFf, dInclusive OR W with f1001010dffffffffZ2MOVFf, dMove f1001000dffffffffZ22MOVFf, dRotate Left through Carry1001101dffffffff222REFf, dSubtract W from f1001101dfffffff222SUBWFBf, dSubtract with Borrow W from f1111011dfffffffC, DC, Z2	ADDWFC	f, d	Add with Carry W and f	1	11	1101	dfff	ffff	C, DC, Z	2
ASRFf, dArithmetic Right Shift1110111dfffffffC, Z2LSLFf, dLogical Left Shift1110101dfffffffC, Z2LSRFf, dLogical Right Shift1110110dffffffffC, Z2CLRFfClear f10000011ffffffffZ2CLRW-Clear W1000001000000xxZ2COMFf, dComplement f1001001dffffffffZ2DECFf, dIncrement f1001010dffffffffZ2INCFf, dInclusive OR W with f1001010dffffffffZ2MOVFf, dNove f1001000dffffffffZ2MOVF fMove W to f1001000dffffffff22RLFf, dRotate Left f through Carry1001101dffffffff22SUBWF f, dSubtract W from f1001000dfffffffC22SUBWF f, dSubtract with Borrow W from f1111011dfffffffC, DC, Z2SUBWF f, dSubtract with Borrow W from f1111011dfffffffC, DC, Z2SUBWF f, dSubtract with Borrow W from f <td< td=""><td>ANDWF</td><td>f, d</td><td>AND W with f</td><td>1</td><td>00</td><td>0101</td><td>dfff</td><td>ffff</td><td>Z</td><td>2</td></td<>	ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	2
LSLFf, dLogical Left Shift1110101dfffffffC, Z2LSRFf, dLogical Right Shift1110110dffffffffC, Z2CLRFfClear f10000011ffffffffZ2CLRW-Clear W1000001000000xxZZCOMFf, dComplement f1001001dffffffffZ2DECFf, dDecrement f1000011dffffffffZ2INCFf, dIncrement f1001010dffffffffZ2IORWFf, dInclusive OR W with f1001000dffffffffZ2MOVFf, dNove f1001000dffffffffZ2MOVF fMove W to f1001000dffffffffZ2RLFf, dRotate Left f through Carry1001101dfffffffC2SUBWF f, dSubtract W from f1001000dfffffffC22SWOPEf, dSubtract with Borrow W from f1111011dfffffffC, DC, Z2	ASRF	f, d	Arithmetic Right Shift	1	11	0111	dfff	ffff	C, Z	2
LSRFf, dLogical Right Shift1110110dfffffffC, Z2CLRFfClear f1000001lfffffffZ2CLRW-Clear W1000001000000xxZ2COMFf, dComplement f1001001dfffffffZ2DECFf, dDecrement f1000011dfffffffZ2INCFf, dIncrement f1001010dfffffffZ2IORWFf, dInclusive OR W with f1001000dfffffffZ2MOVFf, dMove f1001000dffffffffZ2MOVWF fMove W to f1001000dfffffffZ2RLFf, dRotate Left f through Carry1001101dfffffffC2SUBWF f, dSubtract W from f1000100dfffffffC22SWAPEf, dSubtract with Borrow W from f11111011dfffffffC, DC, Z2	LSLF	f, d	Logical Left Shift	1	11	0101	dfff	ffff	C, Z	2
CLRFfClear fClear f1000001lfffffffZ2CLRW-Clear W1000001000000xxZ2COMFf, dComplement f1001001dffffffffZ2DECFf, dDecrement f1000011dffffffffZ2INCFf, dIncrement f1001010dffffffffZ2IORWFf, dInclusive OR W with f1001000dffffffffZ2MOVFf, dMove f1001000dffffffffZ2MOVWF fMove W to f1001000dffffffffZ2RLFf, dRotate Left f through Carry1001101dfffffffC2SUBWF f, dSubtract W from f1000010dfffffffC2SWOPEf, dSubtract with Borrow W from f11111011dfffffffC2SWOPEf, dSubtract with borrow W from f1000010dfffffff2	LSRF	f, d	Logical Right Shift	1	11	0110	dfff	ffff	C, Z	2
CLRW – Clear W 1 00 0001 0000 00xx Z COMF f, d Complement f 1 00 1001 dfff ffff Z 2 DECF f, d Decrement f 1 00 0011 dfff ffff Z 2 INCF f, d Increment f 1 00 1010 dfff ffff Z 2 IORWF f, d Inclusive OR W with f 1 00 1010 dfff ffff Z 2 MOVF f, d Move f 1 00 1000 dfff ffff Z 2 MOVF f Move W to f 1 00 1000 dfff ffff 2 2 RLF f, d Rotate Left fthrough Carry 1 00 1101 dfff ffff 2 2 SUBWF f, d Subtract W from f 1 00 1000 dfff ffff	CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
COMFf, dComplement f1001001dfffffffZ2DECFf, dDecrement f1000011dffffffffZ2INCFf, dIncrement f1001010dffffffffZ2IORWFf, dInclusive OR W with f1001010dffffffffZ2MOVFf, dMove f1001000dffffffffZ2MOVWFfMove W to f1001000dffffffffZ2RLFf, dRotate Left f through Carry1001101dffffffffC2SUBWFf, dSubtract W from f1000100dffffffffC2SWAPEf, dSubtract with Borrow W from f11111011dffffffffC2	CLRW	-	Clear W	1	00	0001	0000	00xx	Z	
DECFf, dDecrement f1000011dfffffffZ2INCFf, dIncrement f1001010dffffffffZ2IORWFf, dInclusive OR W with f1000100dffffffffZ2MOVFf, dMove f1001000dffffffffZ2MOVFfMove W to f1001000dffffffffZ2RLFf, dRotate Left f through Carry1001101dffffffffZ2SUBWFf, dSubtract W from f1001100dffffffffC2SWAPEf, dSubtract with Borrow W from f11111011dffffffffC, DC, Z2	COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	2
INCFf, dIncrement f1001010dfffffffZ2IORWFf, dInclusive OR W with f1000100dffffffffZ2MOVFf, dMove f1001000dffffffffZ2MOVWFfMove W to f10000001ffffffffZ2RLFf, dRotate Left f through Carry1001101dffffffffZ2RRFf, dSubtract W from f1001100dffffffffC2SUBWF f, dSubtract with Borrow W from f1111011dffffffffC, DC, Z2SWAPEf, dSwap nibbles in f1001110dffffffffC, DC, Z2	DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	2
IORWFf, dInclusive OR W with f1000100dfffffffZ2MOVFf, dMove f1001000dffffffffZ2MOVWFfMove W to f10000001ffffffffZ2RLFf, dRotate Left f through Carry1001101dffffffffZ2RRFf, dRotate Right f through Carry1001100dfffffffC2SUBWFf, dSubtract W from f1000010dfffffffC, DC, Z2SW0PEf, dSubtract with Borrow W from f1111011dfffffffC, DC, Z2	INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	2
MOVFf, dMove f1001000dfffffffZ2MOVWFfMove W to f10000001fffffff2RLFf, dRotate Left f through Carry1001101dfffffffC2RRFf, dRotate Right f through Carry1001100dfffffffC2SUBWFf, dSubtract W from f1000010dfffffffC, DC, Z2SW0PEf, dSubtract with Borrow W from f1111011dfffffffC, DC, Z2	IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	2
MOVWFfMove W to f10000001fffffff2RLFf, dRotate Left f through Carry1001101dfffffffC2RRFf, dRotate Right f through Carry1001100dfffffffC2SUBWFf, dSubtract W from f1000010dfffffffC, DC, Z2SWAPEf, dSubtract with Borrow W from f1111011dfffffffC, DC, Z2	MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	2
RLFf, dRotate Left f through Carry1001101dfffffffC2RRFf, dRotate Right f through Carry1001100dfffffffC2SUBWFf, dSubtract W from f1000010dfffffffC2SUBWFBf, dSubtract with Borrow W from f1111011dfffffffC, DC, Z2SWAPEfdSwap nibbles in f1110dfffffffC, DC, Z2	MOVWF	f	Move W to f	1	00	0000	lfff	ffff		2
RRFf, dRotate Right f through Carry1001100dfffffffC2SUBWFf, dSubtract W from f1000010dfffffffC, DC, Z2SUBWFBf, dSubtract with Borrow W from f1111011dfffffffC, DC, Z2SWAPEf, dSwap nibbles in f111001dfffffffC, DC, Z2	RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	2
SUBWF f, d Subtract W from f 1 00 0010 dfff ffff C, DC, Z 2 SUBWFB f, d Subtract with Borrow W from f 1 11 1011 dfff ffff C, DC, Z 2 SWAPE f, d Swap piblies in f 1 11 1011 dfff ffff C, DC, Z 2	RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	2
SUBWFB f, d Subtract with Borrow W from f 1 11 1011 dfff ffff C, DC, Z 2 SWAPE f d Swap piblies in f 1 1110 dfff ffff C, DC, Z 2	SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C, DC, Z	2
SWAPE f d Swap pibbles in f $1 \qquad 0.0 1110 dfff ffff \qquad 2$	SUBWFB	f, d	Subtract with Borrow W from f	1	11	1011	dfff	ffff	C, DC, Z	2
	SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		2
XORWF f, d Exclusive OR W with f 1 00 0110 dff fff Z 2	XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	2
BYTE ORIENTED SKIP OPERATIONS			BYTE ORIENTED SKIP O	PERATIO	ONS					
DECESZ [f, d Decrement f, Skip if 0 1(2) 00 1011 dfff ffff 1, 2	DECES7	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1, 2
INCFSZ f, d Increment f, Skip if 0 1(2) 00 1111 dfff ffff 1, 2	INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1, 2
BIT-ORIENTED FILE REGISTER OPERATIONS			BIT-ORIENTED FILE REGIST	ER OPEF	RATION	IS	1	I		I
BCF f, b Bit Clear f 1 01 00bb bfff ffff 2	BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		2
BSF f, b Bit Set f 1 01 01bb bfff fff 2	BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		2
BIT-ORIENTED SKIP OPERATIONS										
BTFSC f, b Bit Test f, Skip if Clear 1 (2) 01 10bb bfff 1, 2	BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		1, 2
BTFSS f, b Bit Test f, Skip if Set 1 (2) 01 11bb bfff 1, 2	BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		1, 2
LITERAL OPERATIONS										
ADDLW k Add literal and W 1 11 1110 kkkk kkkk C, DC, Z	ADDLW	k	Add literal and W	1	11	1110	kkkk	kkkk	C, DC, Z	
ANDLW k AND literal with W 1 11 1001 kkkk kkkk Z	ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
IORLW k Inclusive OR literal with W 1 11 1000 kkkk kkkk Z	IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLB k Move literal to BSR 1 00 0000 001k kkkk	MOVLB	k	Move literal to BSR	1	00	0000	001k	kkkk		
MOVLP k Move literal to PCLATH 1 11 0001 1kkk kkkk	MOVLP	k	Move literal to PCLATH	1	11	0001	1kkk	kkkk		
MOVLW k Move literal to W 1 11 0000 kkkk kkkk	MOVLW	k	Move literal to W	1	11	0000	kkkk	kkkk		
SUBLW k Subtract W from literal 1 11 1100 kkkk Kkkk C, DC, Z	SUBLW	k	Subtract W from literal	1	11	1100	kkkk	kkkk	C, DC, Z	
XORLW k Exclusive OR literal with W 1 11 1010 kkkk Kkkk Z	XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z	

TABLE 33-3: PIC16(L)F1713/6 INSTRUCTION SET

Note 1: If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

2: If this instruction addresses an INDF register and the MSb of the corresponding FSR is set, this instruction will require one additional instruction cycle.

						0			
Mnen	nonic,	Description	Cycles		14-віт Орсоде			Status Affected	Notes
Operands		Description		MSb			LSb		Notes
		CONTROL OPERA	TIONS						
BRA	k	Relative Branch	2	11	001k	kkkk	kkkk		
BRW	_	Relative Branch with W	2	00	0000	0000	1011		
CALL	k	Call Subroutine	2	10	0kkk	kkkk	kkkk		
CALLW	_	Call Subroutine with W	2	00	0000	0000	1010		
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
RETFIE	k	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	0100	kkkk	kkkk		
RETURN	-	Return from Subroutine	2	00	0000	0000	1000		
	INHERENT OPERATIONS								
CLRWDT	-	Clear Watchdog Timer	1	00	0000	0110	0100	TO, PD	
NOP	_	No Operation	1	00	0000	0000	0000		
OPTION	_	Load OPTION_REG register with W	1	00	0000	0110	0010		
RESET	_	Software device Reset	1	00	0000	0000	0001		
SLEEP	_	Go into Standby mode	1	00	0000	0110	0011	TO, PD	
TRIS	f	Load TRIS register with W	1	00	0000	0110	Offf		
	C-COMPILER OPTIMIZED								
ADDFSR	n, k	Add Literal k to FSRn	1	11	0001	0nkk	kkkk		
MOVIW	n mm	Move Indirect FSRn to W with pre/post inc/dec	1	00	0000	0001	0nmm	Z	2, 3
		modifier, mm							
	k[n]	Move INDFn to W, Indexed Indirect.	1	11	1111	0nkk	kkkk	Z	2
MOVWI	n mm	Move W to Indirect FSRn with pre/post inc/dec	1	00	0000	0001	lnmm		2, 3
		modifier, mm							
	k[n]	Move W to INDFn, Indexed Indirect.	1	11	1111	1nkk	kkkk		2

TABLE 33-3: PIC16(L)F1713/6 INSTRUCTION SET (CONTINUED)

Note 1: If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

2: If this instruction addresses an INDF register and the MSb of the corresponding FSR is set, this instruction will require one additional instruction cycle.

3: See Table in the MOVIW and MOVWI instruction descriptions.

34.4 AC Characteristics

Timing Parameter Symbology has been created with one of the following formats:

- 1. TppS2ppS
- 2. TppS

<u>=: 1990</u>			
Т			
F	Frequency	Т	Time
Lowerca	ase letters (pp) and their meanings:		
рр			
сс	CCP1	OSC	OSC1
ck	CLKOUT	rd	RD
CS	CS	rw	RD or WR
di	SDI	SC	SCK
do	SDO	SS	SS
dt	Data in	t0	TOCKI
io	I/O PORT	t1	T1CKI
mc	MCLR	wr	WR
Upperca	ase letters and their meanings:		
S			
F	Fall	Р	Period
Н	High	R	Rise
I	Invalid (High-impedance)	V	Valid
L	Low	Z	High-impedance

FIGURE 34-4: LOAD CONDITIONS









Note: Unless otherwise noted, VIN = 5V, Fosc = 300 kHz, CIN = 0.1 μ F, TA = 25°C.



FIGURE 35-97: Op Amp, Offset Over Common Mode Voltage, VDD = 5.0V, Temp. = 25°C, PIC16F1713/6 Only.



FIGURE 35-98: Op Amp, Output Slew Rate, Rising Edge, PIC16F1713/6 Only.



FIGURE 35-99: Op Amp, Output Slew Rate, Falling Edge, PIC16F1713/6 Only.



FIGURE 35-100: Comparator Hysteresis, NP Mode (CxSP = 1), VDD = 3.0V, Typical Measured Values.



FIGURE 35-102: Comparator Offset, NP Mode (CxSP = 1), VDD = 3.0V, Typical Measured Values From -40°C to 125°C.



FIGURE 35-101: Comparator Offset, NP Mode (CxSP = 1), VDD = 3.0V, Typical Measured Values at 25°C.