



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	25
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 17x10b; D/A 1x5b, 1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.300", 7.62mm)
Supplier Device Package	28-SPDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f1716-i-sp

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

PIC16(L)F1713/6

Value on all Value on Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Addr Name other POR, BOR Resets Bank 10 50Ch Unimplemented 510h OPA1SP 511h **OPA1CON** OPA1EN OPA1UG OPA1PCH<1:0> 00-0 --00 00-0 --00 512h Unimplemented 514h 515h OPA2CON OPA2EN OPA2SP OPA2UG _ OPA2PCH<1:0> 00-0 --00 00-0 --00 516h Unimplemented 51Fh Bank 11 58Ch Unimplemented to 59Fh Bank 12 60Ch to Unimplemented 616h 617h PWM3DCL PWM3DC<1:0> _ xx--____ uu--___ **PWM3DCH** 618h PWM3DCH<7:0> XXXX XXXX uuuu uuuu 619h PWM3CON **PWM3EN** PWM3OUT PWM3POL 0-x0 ----11-1111 ----61Ah PWM4DCL PWM4DCL<1:0> xx--____ uu--___ 61Bh PWM4DCH PWM4DCH<7:0> XXXX XXXX uuuu uuuu 61Ch PWM4CON PWM4EN PWM4OUT PWM4POL 0-x0 ---u-uu ---61Dh Unimplemented 61Fh Bank 13 68Ch Unimplemented to 690h 691h COG1PHR COG Rising Edge Phase Delay Count Register _ _ --xx xxxx -uu uuuu 692h COG1PHF COG Falling Edge Phase Delay Count Register -uu uuuu --xx xxxx 693h COG1BLKR COG Rising Edge Blanking Count Register --xx xxxx -uu uuuu COG1BLKF 694h COG Falling Edge Blanking Count Register --uu uuuu --xx xxxx 695h COG1DBR _ _ COG Rising Edge Dead-band Count Register --xx xxxx -uu uuuu 696h COG1DBF COG Falling Edge Dead-band Count Register -xx xxxx -uu uuuu 697h COG1CON0 G1EN G1LD G1CS<1:0> G1MD<2:0> 00-0 0000 00-0 0000 698h COG1CON1 G1RDBS G1FDBS _ G1POLD G1POLC G1POLB G1POLA 00--00--0000 _ 0000 699h COG1RIS G1RIS7 G1RIS6 G1RIS5 G1RIS4 G1RIS3 G1RIS2 G1RIS1 G1RIS0 0000 0000 -000 0000 69Ah COG1RSIM G1RSIM7 0000 0000 -000 0000 G1RSIM6 G1RSIM5 G1RSIM4 G1RSIM3 G1RSIM2 G1RSIM1 G1RSIM0 69Bh COG1FIS G1FIS7 G1FIS6 0000 0000 -000 0000 G1FIS5 G1FIS4 G1FIS3 G1FIS2 G1FIS1 G1FIS0 COG1FSIM 69Ch G1FSIM7 G1FSIM6 G1FSIM5 G1FSIM4 G1FSIM3 G1FSIM2 G1FSIM1 G1FSIM0 0000 0000 -000 0000 69Dh COG1ASD0 G1ASE G1ARSEN G1ASDBD<1:0> G1ASDAC<1:0> 0001 01--0001 01-COG1ASD1 G1AS1E 69Eh _ G1AS3E G1AS2E G1AS0E ____ 0000 0000 69Fh COG1STR 0000 0001 0000 0001 G1SDATD G1SDATC G1SDATB G1SDATA G1STRD G1STRC G1STRB G1STRA

SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED) **TABLE 3-11:**

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved Shaded locations are unimplemented, read as '0'. Note

1: Unimplemented, read as '1'

2: Unimplemented on PIC16(L)F1713/6.

4.0 DEVICE CONFIGURATION

Device configuration consists of Configuration Words, Code Protection and Device ID.

4.1 Configuration Words

There are several Configuration Word bits that allow different oscillator and memory protection options. These are implemented as Configuration Word 1 at 8007h and Configuration Word 2 at 8008h.

Note: The DEBUG bit in Configuration Words is managed automatically by device development tools including debuggers and programmers. For normal device operation, this bit should be maintained as a '1'.

		R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
		LVP ⁽¹⁾	DEBUG ⁽²⁾	LPBOR	BORV ⁽³⁾	STVREN	PLLEN
		bit 13					bit 8
R/P-1	U-1	U-1	U-1	U-1	R/P-1	R/P-1	R/P-1
ZCDDIS	—	_	—	—	PPS1WAY	WRT•	<1:0>
bit 7					·		bit 0
Legend:							
R = Readable	e bit	P = Programm	able bit	U = Unimpleme	ented bit, read as	'1'	
'0' = Bit is cle	ared	'1' = Bit is set		-n = Value whe	n blank or after B	ulk Erase	
bit 13 bit 12	LVP: Low-Vol 1 = Low-volta 0 = High-volta DEBUG: In-C	tage Programmin ge programming e age on MCLR mus ircuit Debugger N	g Enable bit ⁽¹⁾ enabled it be used for pro lode bit ⁽²⁾	gramming			
	1 = In-Circuit 0 = In-Circuit	Debugger disable Debugger enable	d, ICSPCLK and d, ICSPCLK and	ICSPDAT are go ICSPDAT are de	eneral purpose I/0 edicated to the de	D pins bugger	
bit 11	LPBOR: Low 1 = Low-Powe 0 = Low-Powe	-Power BOR Enal er Brown-out Rese er Brown-out Rese	ble bit et is disabled et is enabled				
bit 10	BORV: Browr 1 = Brown-ou 0 = Brown-ou	n-out Reset Voltag t Reset voltage (V t Reset voltage (V	e Selection bit ⁽³⁾ /BOR), low trip poi /BOR), high trip po	nt selected. bint selected.			
bit 9	STVREN: Sta 1 = Stack Ove 0 = Stack Ove	ack Overflow/Unde erflow or Underflov erflow or Underflov	erflow Reset Enal w will cause a Re w will not cause a	ole bit set i Reset			
bit 8	PLLEN: PLL 1 = 4xPLL en 0 = 4xPLL dis	Enable bit abled abled					
bit 7	ZCDDIS: ZCD 1 = ZCD disal 0 = ZCD alwa	D Disable bit bled. ZCD can be lys enabled	enabled by settir	ng the ZCDSEN	bit of ZCDCON		
bit 6-3	Unimplemen	ted: Read as '1'					
bit 2	PPS1WAY: P	PSLOCK Bit One-	Way Set Enable	bit			
	1 = The PPS future ch 0 = The PPSI	LOCK bit can only anges to PPS reg _OCK bit can be s	be set once after be set once after isters are preven et and cleared as	er an unlocking ited s needed (provid	sequence is exec ed an unlocking s	cuted; once PPSI	_OCK is set, all uted)
bit 1-0	WRT<1:0>: F <u>4 kW Flash m</u> 11 = Wri 10 = 000 01 = 000 00 = 000	lash Memory Self <u>emory</u> te protection off h to 1FFh write pr h to 7FFh write p h to FFFh write p	-Write Protection rotected, 200h to rotected, 800h to rotected, no addr	bits FFFh may be m FFFh may be m esses may be m	odified by PMCO odified by PMCO odified by PMCO	N control N control N control	
Note 1: 7 2: 7	The <u>LVP bit canno</u> The DEBUG bit in and programmers	ot be programmed Configuration Wo . For normal device	to '0' when Prog ords is managed a ce operation, this	ramming mode i automatically by bit should be ma	is entered via LVF device developm aintained as a '1'.	ent tools includin	g debuggers

REGISTER 4-2: CONFIG2: CONFIGURATION WORD 2

3: See VBOR parameter for specific trip point voltages.

PIC16(L)F1713/6





5.3 Register Definitions: BOR Control

REGISTER 5-1: BORCON: BROWN-OUT RESET CONTROL REGISTER

R/W-1/u	R/W-0/u	U-0	U-0	U-0	U-0	U-0	R-q/u
SBOREN	BORFS ⁽¹⁾	—	—	—	—	—	BORRDY
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 7	SBOREN: Software Brown-out Reset Enable bit
	If BOREN <1:0> in Configuration Words ≠ 01:
	SBOREN is read/write, but has no effect on the BOR.
	If BOREN <1:0> in Configuration Words = 01:
	1 = BOR Enabled
	0 = BOR Disabled
bit 6	BORFS: Brown-out Reset Fast Start bit ⁽¹⁾
	<u>If BOREN<1:0> = 11 (Always on) or BOREN<1:0> = 00 (Always off)</u>
	BORFS is Read/Write, but has no effect.
	If BOREN <1:0> = 10 (Disabled in Sleep) or BOREN<1:0> = 01 (Under software control):
	 1 = Band gap is forced on always (covers sleep/wake-up/operating cases)
	0 = Band gap operates normally, and may turn off
bit 5-1	Unimplemented: Read as '0'
bit 0	BORRDY: Brown-out Reset Circuit Ready Status bit
	1 = The Brown-out Reset circuit is active
	0 = The Brown-out Reset circuit is inactive

Note 1: BOREN<1:0> bits are located in Configuration Words.



6.2.1.4 4x PLL

The oscillator module contains a 4x PLL that can be used with both external and internal clock sources to provide a system clock source. The input frequency for the 4x PLL must fall within specifications. See the PLL Clock Timing Specifications in Table 34-9.

The 4x PLL may be enabled for use by one of two methods:

- 1. Program the PLLEN bit in Configuration Words to a '1'.
- Write the SPLLEN bit in the OSCCON register to a '1'. If the PLLEN bit in Configuration Words is programmed to a '1', then the value of SPLLEN is ignored.

6.2.1.5 Secondary Oscillator

The secondary oscillator is a separate crystal oscillator that is associated with the Timer1 peripheral. It is optimized for timekeeping operations with a 32.768 kHz crystal connected between the SOSCO and SOSCI device pins.

The secondary oscillator can be used as an alternate system clock source and can be selected during run-time using clock switching. Refer to **Section 6.3 "Clock Switching"** for more information.

FIGURE 6-5:

QUARTZ CRYSTAL OPERATION (SECONDARY OSCILLATOR)



- Note 1: Quartz crystal characteristics vary according to type, package and manufacturer. The user should consult the manufacturer data sheets for specifications and recommended application.
 - Always verify oscillator performance over the VDD and temperature range that is expected for the application.
 - **3:** For oscillator design assistance, reference the following Microchip Application Notes:
 - AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC[®] and PIC[®] Devices" (DS00826)
 - AN849, "Basic PIC[®] Oscillator Design" (DS00849)
 - AN943, "Practical PIC[®] Oscillator Analysis and Design" (DS00943)
 - AN949, "Making Your Oscillator Work" (DS00949)
 - TB097, "Interfacing a Micro Crystal MS1V-T1K 32.768 kHz Tuning Fork Crystal to a PIC16F690/SS" (DS91097)
 - AN1288, "Design Practices for Low-Power External Oscillators" (DS01288)

8.0 POWER-DOWN MODE (SLEEP)

The Power-down mode is entered by executing a SLEEP instruction.

Upon entering Sleep mode, the following conditions exist:

- 1. WDT will be cleared but keeps running, if enabled for operation during Sleep.
- 2. PD bit of the STATUS register is cleared.
- 3. $\overline{\text{TO}}$ bit of the STATUS register is set.
- 4. CPU clock is disabled.
- 5. 31 kHz LFINTOSC is unaffected and peripherals that operate from it may continue operation in Sleep.
- 6. Timer1 and peripherals that operate from Timer1 continue operation in Sleep when the Timer1 clock source selected is:
 - LFINTOSC
 - T1CKI
 - Secondary oscillator
- 7. ADC is unaffected, if the dedicated FRC oscillator is selected.
- I/O ports maintain the status they had before SLEEP was executed (driving high, low or high-impedance).
- 9. Resets other than WDT are not affected by Sleep mode.

Refer to individual chapters for more details on peripheral operation during Sleep.

To minimize current consumption, the following conditions should be considered:

- I/O pins should not be floating
- External circuitry sinking current from I/O pins
- · Internal circuitry sourcing current from I/O pins
- · Current draw from pins with internal weak pull-ups
- Modules using 31 kHz LFINTOSC
- · Modules using secondary oscillator

I/O pins that are high-impedance inputs should be pulled to VDD or Vss externally to avoid switching currents caused by floating inputs.

Examples of internal circuitry that might be sourcing current include modules such as the DAC and FVR modules. See Section 22.0 "Operational Amplifier (OPA) Modules" and Section 14.0 "Fixed Voltage Reference (FVR)" for more information on these modules.

8.1 Wake-up from Sleep

The device can wake-up from Sleep through one of the following events:

- 1. External Reset input on MCLR pin, if enabled
- 2. BOR Reset, if enabled
- 3. POR Reset
- 4. Watchdog Timer, if enabled
- 5. Any external interrupt
- 6. Interrupts by peripherals capable of running during Sleep (see individual peripheral for more information)

The first three events will cause a device Reset. The last three events are considered a continuation of program execution. To determine whether a device Reset or wake-up event occurred, refer to **Section 5.12 "Determining the Cause of a Reset"**.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is prefetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be enabled. Wake-up will occur regardless of the state of the GIE bit. If the GIE bit is disabled, the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is enabled, the device executes the instruction after the SLEEP instruction, the device will then call the Interrupt Service Routine. In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

The WDT is cleared when the device wakes up from Sleep, regardless of the source of wake-up.

19.0 CONFIGURABLE LOGIC CELL (CLC)

The Configurable Logic Cell (CLCx) provides programmable logic that operates outside the speed limitations of software execution. The logic cell takes up to 32 input signals and, through the use of configurable gates, reduces the 32 inputs to four logic lines that drive one of eight selectable single-output logic functions.

Input sources are a combination of the following:

- · I/O pins
- Internal clocks
- · Peripherals
- · Register bits

The output can be directed internally to peripherals and to an output pin.

Refer to Figure 19-1 for a simplified diagram showing signal flow through the CLCx.

Possible configurations include:

- Combinatorial Logic
 - AND
 - NAND
 - AND-OR
 - AND-OR-INVERT
 - OR-XOR
 - OR-XNOR
- Latches
 - S-R
 - Clocked D with Set and Reset
 - Transparent D with Set and Reset
 - Clocked J-K with Reset



FIGURE 19-1: CLCx SIMPLIFIED BLOCK DIAGRAM

26.1 Timer1 Operation

The Timer1 module is a 16-bit incrementing counter which is accessed through the TMR1H:TMR1L register pair. Writes to TMR1H or TMR1L directly update the counter.

When used with an internal clock source, the module is a timer and increments on every instruction cycle. When used with an external clock source, the module can be used as either a timer or counter and increments on every selected edge of the external source.

Timer1 is enabled by configuring the TMR1ON and TMR1GE bits in the T1CON and T1GCON registers, respectively. Table 26-1 displays the Timer1 enable selections.

TABLE 26-1:	TIMER1 ENABLE
	SELECTIONS

TMR10N	TMR1GE	Timer1 Operation
0	0	Off
0	1	Off
1	0	Always On
1	1	Count Enabled

26.2 Clock Source Selection

The TMR1CS<1:0> and T1OSCEN bits of the T1CON register are used to select the clock source for Timer1. Table 26-2 displays the clock source selections.

26.2.1 INTERNAL CLOCK SOURCE

When the internal clock source is selected, the TMR1H:TMR1L register pair will increment on multiples of Fosc as determined by the Timer1 prescaler.

When the Fosc internal clock source is selected, the Timer1 register value will increment by four counts every instruction clock cycle. Due to this condition, a 2 LSB error in resolution will occur when reading the Timer1 value. To utilize the full resolution of Timer1, an asynchronous input signal must be used to gate the Timer1 clock input.

The following asynchronous sources may be used:

- Asynchronous event on the T1G pin to Timer1 gate
- C1 or C2 comparator input to Timer1 gate

26.2.2 EXTERNAL CLOCK SOURCE

When the external clock source is selected, the Timer1 module may work as a timer or a counter.

When enabled to count, Timer1 is incremented on the rising edge of the external clock input T1CKI, which can be synchronized to the microcontroller system clock or can run asynchronously.

When used as a timer with a clock oscillator, an external 32.768 kHz crystal can be used in conjunction with the dedicated internal oscillator circuit.

- Note: In Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge after any one or more of the following conditions:
 - Timer1 enabled after POR
 - Write to TMR1H or TMR1L
 - Timer1 is disabled
 - Timer1 is disabled (TMR1ON = 0) when T1CKI is high then Timer1 is enabled (TMR1ON=1) when T1CKI is low.

TABLE 26-2: CLOCK SOURCE SELECTIONS

TMR1CS<1:0>	T10SCEN	Clock Source				
11	x	LFINTOSC				
10	0	External Clocking on T1CKI Pin				
01	х	System Clock (Fosc)				
0 0	х	Instruction Clock (Fosc/4)				

28.0 ZERO-CROSS DETECTION (ZCD) MODULE

The ZCD module detects when an A/C signal crosses through the ground potential. The actual zero-crossing threshold is the zero-crossing reference voltage, ZCPINV, which is typically 0.75V above ground.

The connection to the signal to be detected is through a series current limiting resistor. The module applies a current source or sink to the ZCD pin to maintain a constant voltage on the pin, thereby preventing the pin voltage from forward biasing the ESD protection diodes. When the applied voltage is greater than the reference voltage, the module sinks current. When the applied voltage is less than the reference voltage, the module sources current. The current source and sink action keeps the pin voltage constant over the full range of the applied voltage. The ZCD module is shown in the simplified block diagram Figure 28-2.

The ZCD module is useful when monitoring an A/C waveform for, but not limited to, the following purposes:

- A/C period measurement
- · Accurate long term time measurement
- · Dimmer phase delayed drive
- · Low EMI cycle switching

28.1 External Resistor Selection

The ZCD module requires a current limiting resistor in series with the external voltage source. The impedance and rating of this resistor depends on the external source peak voltage. Select a resistor value that will drop all of the peak voltage when the current through the resistor is nominally 300 μ A (refer to Equation 28-1 and Figure 28-1). Make sure that the ZCD I/O pin internal weak pull-up is disabled so it does not interfere with the current source and sink.

EQUATION 28-1: EXTERNAL RESISTOR

$$RSERIES = \frac{VPEAK}{3 \times 10^{-4}}$$

FIGURE 28-1: EXTERNAL VOLTAGE



FIGURE 28-2: SIMPLIFIED ZCD BLOCK DIAGRAM



29.4 Register Definitions: CCP Control

REGISTER 29-1: CCPxCON: CCPx CONTROL REGISTER

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
_		DCxB	<1:0>		CCPx	/<3:0>	
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
u = Bit is uncha	anged	x = Bit is unkn	iown	-n/n = Value a	t POR and BO	R/Value at all o	other Reset
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7-6	Unimplemen	ted: Read as '	0'				
bit 5-4	DCxB<1:0>:	PWM Duty Cyc	cle Least Signi	ficant bits			
	Capture mode Unused	<u>2:</u>					
	Compare mod Unused	<u>de:</u>					
	PWM mode:						
	These bits are	e the two LSbs	of the PWM d	uty cycle. The e	eight MSbs are	found in CCPI	RxL.
bit 3-0	CCPxM<3:0>	: CCPx Mode	Select bits				
	11xx = PWM	mode					
	1011 = Comp	oare mode: A	uto-conversior	n Trigger (sets 1-3)	CCPxIF bit),	starts ADC	conversion if
	1010 = Comp	are mode: gen	erate software	e interrupt only			
	1001 = Comp	pare mode: clea	ar output on co	ompare match (set CCPxIF)		
	1000 = Comp	bare mode: set	output on con	pare match (se	et CCPxIF)		
	0111 = Captu	ure mode: ever	y 16th rising e	dge			
	0110 = Captu	ire mode: ever	y 4th rising ed	ge			
	0101 = Captu	ire mode: ever	y rising edge				
	0100 – Capi	ire mode. ever	y railing edge				
	0011 = Rese	rved					
	0010 = Comp	pare mode: tog	gle output on r	match			
			WM off (recet)		
		ite/Compare/F)		

REGISTER 30-5: SSP1MSK: SSP MASK REGISTER

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1
			MSK	<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimpler	nented bit, read	l as '0'	
u = Bit is unchanged x = Bit is unknown			nown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets
'1' = Bit is set		'0' = Bit is cle	ared				
bit 7-1	MSK<7:1>:	Mask bits					
	 1 = The received address bit n is compared to SSPADD<n> to detect I²C address match</n> 0 = The received address bit n is not used to detect I²C address match 						
bit 0	MSK<0>: MiI2C Slave mo1 = The rec0 = The rec	ask bit for I ² C S ode, 10-bit addre eived address b eived address b	lave mode, 10 ess (SSPM<3 it 0 is compar it 0 is not use	0-bit Address 3:0> = 0111 or red to SSPADD d to detect I ² C	1111): <0> to detect l ² address match	² C address ma	tch

I²C Slave mode, 7-bit address, the bit is ignored

'0' = Bit is cleared

REGISTER 30-6: SSP1ADD: MSSP ADDRESS AND BAUD RATE REGISTER (I²C MODE)

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
			ADD	<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	bit	U = Unimpler	nented bit, read	d as '0'	
u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets							other Resets

Master mode:

1' = Bit is set

bit 7-0 ADD<7:0>: Baud Rate Clock Divider bits SCL pin clock period = ((ADD<7:0> + 1) *4)/Fosc

<u>10-Bit Slave mode – Most Significant Address Byte:</u>

- bit 7-3 **Not used:** Unused for Most Significant Address Byte. Bit state of this register is a "don't care". Bit pattern sent by master is fixed by I²C specification and must be equal to '11110'. However, those bits are compared by hardware and are not affected by the value in this register.
- bit 2-1 ADD<2:1>: Two Most Significant bits of 10-bit address
- bit 0 Not used: Unused in this mode. Bit state is a "don't care".

10-Bit Slave mode – Least Significant Address Byte:

bit 7-0 ADD<7:0>: Eight Least Significant bits of 10-bit address

7-Bit Slave mode:

bit 0 Not used: Unused in this mode. Bit state is a "don't care".





TABLE 31-1: SUMMARY OF REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BAUD1CON	ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	349
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	83
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	84
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	87
RC1STA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	348
RxyPPS	—	_	_		F	RxyPPS<4:0	>	137	
SP1BRGL				SP1BR0	G<7:0>			350*	
SP1BRGH				SP1BR0	G<15:8>			350*	
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	125
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	130
TX1REG	EUSART Tra	nsmit Data R	Register						339*
TX1STA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	347

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for asynchronous transmission. * Page provides register information.

31.4.1 AUTO-BAUD DETECT

The EUSART module supports automatic detection and calibration of the baud rate.

In the Auto-Baud Detect (ABD) mode, the clock to the BRG is reversed. Rather than the BRG clocking the incoming RX signal, the RX signal is timing the BRG. The Baud Rate Generator is used to time the period of a received 55h (ASCII "U") which is the Sync character for the LIN bus. The unique feature of this character is that it has five rising edges including the Stop bit edge.

Setting the ABDEN bit of the BAUDCON register starts the auto-baud calibration sequence. While the ABD sequence takes place, the EUSART state machine is held in Idle. On the first rising edge of the receive line, after the Start bit, the SPBRG begins counting up using the BRG counter clock as shown in Figure 31-6. The fifth rising edge will occur on the RX pin at the end of the eighth bit period. At that time, an accumulated value totaling the proper BRG period is left in the SPBRGH, SPBRGL register pair, the ABDEN bit is automatically cleared and the RCIF interrupt flag is set. The value in the RCREG needs to be read to clear the RCIF interrupt. RCREG content should be discarded. When calibrating for modes that do not use the SPBRGH register the user can verify that the SPBRGL register did not overflow by checking for 00h in the SPBRGH register.

The BRG auto-baud clock is determined by the BRG16 and BRGH bits as shown in Table 31-6. During ABD, both the SPBRGH and SPBRGL registers are used as a 16-bit counter, independent of the BRG16 bit setting. While calibrating the baud rate period, the SPBRGH and SPBRGL registers are clocked at 1/8th the BRG base clock rate. The resulting byte measurement is the average bit time when clocked at full speed.

- Note 1: If the WUE bit is set with the ABDEN bit, auto-baud detection will occur on the byte following the Break character (see Section 31.4.3 "Auto-Wake-up on Break").
 - 2: It is up to the user to determine that the incoming character baud rate is within the range of the selected BRG clock source. Some combinations of oscillator frequency and EUSART baud rates are not possible.
 - 3: During the auto-baud process, the auto-baud counter starts counting at one. Upon completion of the auto-baud sequence, to achieve maximum accuracy, subtract 1 from the SPBRGH:SPBRGL register pair.

TABLE 31-6: BRG COUNTER CLOCK RATES

BRG16	BRGH	BRG Base Clock	BRG ABD Clock
0	0	Fosc/64	Fosc/512
0	1	Fosc/16	Fosc/128
1	0	Fosc/16	Fosc/128
1	1	Fosc/4	Fosc/32

Note: During the ABD sequence, SPBRGL and SPBRGH registers are both used as a 16-bit counter, independent of the BRG16 setting.



FIGURE 31-6: AUTOMATIC BAUD RATE CALIBRATION

PIC16LF1713/6		Sta	ndard Operating Conditions (unless otherwise stated)					
PIC16F1713/6								
Param Device		Min	Typt	Max	l lucito		Conditions	
No.	Characteristics	IVIII.	турт	WIAX.	Units	Vdd	Note	
D017		—	115	175	μA	1.8	Fosc = 500 kHz,	
		—	135	210	μA	3.0	MFINTOSC mode	
D017		—	150	230	μA	2.3	Fosc = 500 kHz,	
			170	250	μA	3.0	MFINTOSC mode	
		—	215	310	μA	5.0		
D019			0.7	1.3	mA	1.8	Fosc = 16 MHz,	
		—	1.2	1.9	mA	3.0	HFINTOSC mode	
D019			1.1	1.8	mA	2.3	Fosc = 16 MHz,	
			1.3	2	mA	3.0	HFINTOSC mode	
		—	1.4	2.1	mA	5.0		
D020		_	2.5	3.3	mA	3.0	Fosc = 32 MHz,	
		—	3	4.1	mA	3.6	HFINTOSC mode	
D020			2.6	3.8	mA	3.0	Fosc = 32 MHz,	
		—	2.7	3.9	mA	5.0	HFINTOSC mode	
D022		—	2.3	3.1	mA	3.0	Fosc = 32 MHz,	
		—	2.8	3.9	mA	3.6	HS Oscillator mode (Note 5)	
D022		_	2.4	3.6	mA	3.0	Fosc = 32 MHz	
		—	2.6	3.8	mA	5.0	HS Oscillator mode (Note 5)	

TABLE 34-2: SUPPLY CURRENT (IDD)^(1,2) (CONTINUED)

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

3: For RC oscillator configurations, current through REXT is not included. The current by the formula IR = VDD/2REXT (mA) with REXT in kΩ.

4: FVR and BOR are disabled.

5: 8 MHz clock with 4x PLL enabled.

TABLE 34-3: POWER-DOWN CURRENTS (IPD)^(1,2) (CONTINUED)

PIC16LF1713/6			Operating Conditions: (unless otherwise stated) Low-Power Sleep Mode							
PIC16F1713/6			Low-Po	Low-Power Sleep Mode, VREGPM = 1						
Param Principal Antonio Antonio			Turt	Max.	Max.	Unito	Conditions			
No.	Device Characteristics	IVIIII.	турт	+85°C	+125°C	Units	Vdd	Note		
D030		_	250	—	—	μA	1.8	ADC Current (Note 3),		
		_	250	_	—	μA	3.0	conversion in progress		
D030		_	280	_	—	μA	2.3	ADC Current (Note 3),		
		—	280	_	—	μA	3.0	conversion in progress		
		—	280		—	μA	5.0			
D031		_	250	650	—	μA	3.0	Op Amp (High-power)		
D031		_	250	650	—	μA	3.0	Op Amp (High-power)		
		—	350	850	—	μA	5.0			
D032		_	250	600	_	μA	1.8	Comparator,		
		_	300	650	_	μA	3.0	CxSP = 0		
D032		—	280	600	_	μA	2.3	Comparator,		
			300	650	_	μA	3.0	CxSP = 0		
			310	650	_	μA	5.0	VKEGPIVI = U		

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The peripheral current is the sum of the base IPD and the additional current consumed when this peripheral is enabled. The peripheral ∆ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to Vss.

3: ADC clock source is FRC.

FIGURE 34-11: CAPTURE/COMPARE/PWM TIMINGS (CCP)



TABLE 34-13: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP)

Standard Operating Conditions (unless otherwise stated) Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$									
Param No.	Sym.	Characteri	Min.	Тур†	Max.	Units	Conditions		
CC01*	TccL	CCPx Input Low Time	No Prescaler	0.5Tcy + 20	—	—	ns		
			With Prescaler	20	-		ns		
CC02*	TccH	CCPx Input High Time	No Prescaler	0.5Tcy + 20	-		ns		
			With Prescaler	20	-		ns		
CC03*	TccP	CCPx Input Period		<u>3Tcy + 40</u> *N	—	—	ns	N = prescale value	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Contact Pitch	E	1.27 BSC		
Contact Pad Spacing	С		9.40	
Contact Pad Width (X28)	Х			0.60
Contact Pad Length (X28)	Y			2.00
Distance Between Pads	Gx	0.67		
Distance Between Pads	G	7.40		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2052A

28-Lead Plastic Ultra Thin Quad Flat, No Lead Package (MV) – 4x4x0.5 mm Body [UQFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS					
Dimensior	Dimension Limits					
Number of Pins	N	28				
Pitch	e		0.40 BSC			
Overall Height	A	0.45	0.50	0.55		
Standoff	A1	0.00	0.02	0.05		
Contact Thickness	A3	0.127 REF				
Overall Width	E	4.00 BSC				
Exposed Pad Width	E2	2.55	2.65	2.75		
Overall Length	D	4.00 BSC				
Exposed Pad Length	D2	2.55	2.65	2.75		
Contact Width	b	0.15	0.20	0.25		
Contact Length	L	0.30	0.40	0.50		
Contact-to-Exposed Pad	K	0.20	-	-		

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-152A Sheet 2 of 2

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, flexPWR, JukeBlox, KEELoQ, KEELoQ logo, Kleer, LANCheck, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC³² logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

The Embedded Control Solutions Company and mTouch are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, ECAN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, KleerNet, KleerNet logo, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, RightTouch logo, REAL ICE, SQI, Serial Quad I/O, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2013-2016, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-0172-8

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEEL0Q® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.