



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	25
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 17x10b; D/A 1x5b, 1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf1716t-i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE J-	TABLE 3-3. SUMMART OF REGISTERS ASSOCIATED WITH RESETS								
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BORCON	SBOREN	BORFS	_		_			BORRDY	54
PCON	STKOVF	STKUNF	_	RWDT	RMCLR	RI	POR	BOR	58
STATUS	_	_	_	TO	PD	Z	DC	С	19
WDTCON			WDTPS<4:0>				SWDTEN	98	

TABLE 5-5: SUMMARY OF REGISTERS ASSOCIATED WITH RESETS

**Legend:** — = unimplemented location, read as '0'. Shaded cells are not used by Resets.

# 6.2.2.5 Internal Oscillator Frequency Selection

The system clock speed can be selected via software using the Internal Oscillator Frequency Select bits IRCF<3:0> of the OSCCON register.

The postscaled output of the 16 MHz HFINTOSC, 500 kHz MFINTOSC, and 31 kHz LFINTOSC connect to a multiplexer (see Figure 6-1). The Internal Oscillator Frequency Select bits IRCF<3:0> of the OSCCON register select the frequency output of the internal oscillators. One of the following frequencies can be selected via software:

- 32 MHz (requires 4x PLL)
- 16 MHz
- 8 MHz
- 4 MHz
- 2 MHz
- 1 MHz
- 500 kHz (default after Reset)
- 250 kHz
- 125 kHz
- 62.5 kHz
- 31.25 kHz
- 31 kHz (LFINTOSC)

Note:	Following any Reset, the IRCF<3:0> bits
	of the OSCCON register are set to '0111'
	and the frequency selection is set to
	500 kHz. The user can modify the IRCF
	bits to select a different frequency.

The IRCF<3:0> bits of the OSCCON register allow duplicate selections for some frequencies. These duplicate choices can offer system design trade-offs. Lower power consumption can be obtained when changing oscillator sources for a given frequency. Faster transition times can be obtained between frequency changes that use the same oscillator source.

## 6.2.2.6 32 MHz Internal Oscillator Frequency Selection

The Internal Oscillator Block can be used with the 4x PLL associated with the External Oscillator Block to produce a 32 MHz internal system clock source. The following settings are required to use the 32 MHz internal clock source:

- The FOSC bits in Configuration Words must be set to use the INTOSC source as the device system clock (FOSC<2:0> = 100).
- The SCS bits in the OSCCON register must be cleared to use the clock determined by FOSC<2:0> in Configuration Words (SCS<1:0> = 00).
- The IRCF bits in the OSCCON register must be set to the 8 MHz HFINTOSC set to use (IRCF<3:0> = 1110).
- The SPLLEN bit in the OSCCON register must be set to enable the 4x PLL, or the PLLEN bit of the Configuration Words must be programmed to a '1'.
  - Note: When using the PLLEN bit of the Configuration Words, the 4x PLL cannot be disabled by software and the SPLLEN option will not be available.

The 4x PLL is not available for use with the internal oscillator when the SCS bits of the OSCCON register are set to '1x'. The SCS bits must be set to '00' to use the 4x PLL with the internal oscillator.

#### 10.2.3 ERASING FLASH PROGRAM MEMORY

While executing code, program memory can only be erased by rows. To erase a row:

- 1. Load the PMADRH:PMADRL register pair with any address within the row to be erased.
- 2. Clear the CFGS bit of the PMCON1 register.
- 3. Set the FREE and WREN bits of the PMCON1 register.
- 4. Write 55h, then AAh, to PMCON2 (Flash programming unlock sequence).
- 5. Set control bit WR of the PMCON1 register to begin the erase operation.

See Example 10-2.

After the "BSF PMCON1, WR" instruction, the processor requires two cycles to set up the erase operation. The user must place two NOP instructions immediately following the WR bit set instruction. The processor will halt internal operations for the typical 2 ms erase time. This is not Sleep mode as the clocks and peripherals will continue to run. After the erase cycle, the processor will resume operation with the third instruction after the PMCON1 write instruction.

# FIGURE 10-4: FLASH PROGRAM

# MEMORY ERASE FLOWCHART



# 11.6 Register Definitions: PORTC

#### REGISTER 11-17: PORTC: PORTC REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	
RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit		it	U = Unimplemented bit, read as '0'					
u = Bit is unchar	s unchanged x = Bit is unknown		wn	-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set '0' = Bit is cleared		red						

 bit 7-0
 RC<7:0>: PORTC General Purpose I/O Pin bits<sup>(1)</sup>

 1 = Port pin is 
 VIH

 0 = Port pin is 
 VIL

# REGISTER 11-18: TRISC: PORTC TRI-STATE REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TRISC7  | TRISC6  | TRISC5  | TRISC4  | TRISC3  | TRISC2  | TRISC1  | TRISC0  |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0

TRISC<7:0>: PORTC Tri-State Control bits

1 = PORTC pin configured as an input (tri-stated)

0 = PORTC pin configured as an output

## REGISTER 11-19: LATC: PORTC DATA LATCH REGISTER

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| LATC7   | LATC6   | LATC5   | LATC4   | LATC3   | LATC2   | LATC1   | LATC0   |
| bit 7   |         |         |         |         |         |         | bit 0   |
|         |         |         |         |         |         |         |         |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 LATC<7:0>: PORTC Output Latch Value bits

**Note 1:** Writes to PORTC are actually written to corresponding LATC register. Reads from PORTC register is return of actual I/O pin values.

## FIGURE 18-1: EXAMPLE OF FULL-BRIDGE APPLICATION



DS40001726C-page 170

#### REGISTER 18-10: COGxDBR: COG RISING EVENT DEAD-BAND COUNT REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	
_	—		GxDBR<5:0>					
bit 7	bit 7 bi						bit 0	
Legend:								
R = Readable I	R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value at POR and BOR/Value at all other Res				
'1' = Bit is set		'0' = Bit is clea	ared	q = Value depends on condition				

bit 7-6	Unimplemented: Read as '0'
bit 5-0	GxDBR<5:0>: Rising Event Dead-band Count Value bits
	<u>GxRDBS = 0:</u>
	<ul> <li>Number of COGx clock periods to delay primary output after rising event</li> </ul>
	<u>GxRDBS = 1:</u>
	- Number of dology obein element periode to dology primery output offer rising eyend

= Number of delay chain element periods to delay primary output after rising event

# REGISTER 18-11: COGxDBF: COG FALLING EVENT DEAD-BAND COUNT REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
—	—		GxDBF<5:0>				
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

#### bit 7-6 Unimplemented: Read as '0'

GxDBF<5:0>: Falling Event Dead-band Count Value bits

#### <u>GxFDBS = 0:</u>

bit 5-0

= Number of COGx clock periods to delay complementary output after falling event input

<u>GxFDBS = 1:</u>

= Number of delay chain element periods to delay complementary output after falling event input

TRIGSEL<3:0>(1)       -       -         bit 7         Legend:         R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         u = Bit is unchanged       x = Bit is unknown       -n/n = Value at POR and BOR/Value at all other F         '1' = Bit is set       '0' = Bit is cleared         bit 7-4       TRIGSEL<3:0>: Auto-Conversion Trigger Selection bits <sup>(1)</sup> 0000 = No auto-conversion trigger selected         0001 = CCP1         0010 = CCP2         0011 = Timer0 - T0_overflow <sup>(2)</sup> 0100 = Timer1 - T1_overflow <sup>(2)</sup> 0101 = Timer2 - T2_match         0101 = CLC2 - LC2_out         1001 = CLC2 - LC2_out         1001 = CLC3 - LC3_out         1010 = CLC3 - LC3_out         1011 = Timer4 - T4_match         1110 = Timer4 - T6_match         1111 = Reserved         bit 3-0         bit 3-0         Unimplemented: Read as '0'         Note 1:         This is a rising edge sensitive input for all sources.	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	U-0	U-0
Legend:         R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         u = Bit is unchanged       x = Bit is unknown       -n/n = Value at POR and BOR/Value at all other f         '1' = Bit is set       '0' = Bit is cleared         bit 7-4       TRIGSEL<3:0>: Auto-Conversion Trigger Selection bits <sup>(1)</sup> 0000 = No auto-conversion trigger selected         0001 = CCP1         0010 = CCP2         0011 = Timer0 - T0_overflow <sup>(2)</sup> 0101 = Timer2 - T2_match         0100 = CLC1 - LC1_out         1001 = CLC2 - LC2_out         1010 = CLC3 - LC3_out         1010 = Timer4 - T4_match         1100 = Timer4 - T6_match         111 = Reserved         111 = Reserved         111 = Reserved		TRIGSE	EL<3:0> <sup>(1)</sup>		_	_	_	
R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'u = Bit is unchangedx = Bit is unknown-n/n = Value at POR and BOR/Value at all other R'1' = Bit is set'0' = Bit is clearedbit 7-4 <b>TRIGSEL&lt;3:0&gt;:</b> Auto-Conversion Trigger Selection bits <sup>(1)</sup> 0000 = No auto-conversion trigger selected0001 = CCP10010 = CCP20011 = Timer0 - T0_overflow <sup>(2)</sup> 0100 = Timer1 - T1_overflow <sup>(2)</sup> 0101 = Timer2 - T2_match0110 = Comparator C1 - sync_C10UT0111 = Comparator C2 - sync_C20UT1000 = CLC3 - LC3_out1011 = CLC4 - LC4_out1001 = Timer4 - T4_match1101 = Timer6 - T6_match1110 = Reservedbit 3-0 <b>Unimplemented:</b> Read as '0'	bit 7							bit 0
u = Bit is unchangedx = Bit is unknown-n/n = Value at POR and BOR/Value at all other f'1' = Bit is set'0' = Bit is clearedbit 7-4TRIGSEL<3:0>: Auto-Conversion Trigger Selection bits <sup>(1)</sup> $0000 = No auto-conversion trigger selected$ $0011 = CCP1$ $0010 = CCP2$ $0011 = Timer0 - T0_overflow(2)$ $0101 = Timer0 - T0_overflow(2)$ $0101 = Timer2 - T2_match$ $0110 = Comparator C1 - sync_C10UT$ $0111 = Comparator C2 - sync_C2OUT$ $1000 = CLC1 - LC1_out$ $1010 = CLC3 - LC3_out$ $1011 = CLC4 - LC4_out$ $1100 = Timer4 - T4_match$ $1101 = Timer6 - T6_match$ $1110 = Reserved$ $1111 = Reserved$ bit 3-0Unimplemented: Read as '0'	Legend:							
'1' = Bit is set'0' = Bit is clearedbit 7-4TRIGSEL<3:0>: Auto-Conversion Trigger Selection bits(1) $0000 = No auto-conversion trigger selected$ $0011 = CCP1$ $0010 = CCP2$ $0011 = Timer0 - T0_overflow(2)$ $0100 = Timer1 - T1_overflow(2)$ $0101 = Timer2 - T2_match$ $0110 = Comparator C1 - sync_C1OUT$ $0111 = Comparator C2 - sync_C2OUT$ $1000 = CLC1 - LC1_out$ $1001 = CLC2 - LC2_out$ $1010 = CLC3 - LC3_out$ $1011 = CLC4 - LC4_out$ $1100 = Timer4 - T4_match$ $1101 = Timer6 - T6_match$ $1110 = Reserved$ $1111 = Reserved$ bit 3-0Unimplemented: Read as '0'	R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	
'1' = Bit is set'0' = Bit is clearedbit 7-4TRIGSEL<3:0>: Auto-Conversion Trigger Selection bits(1) $0000 = No auto-conversion trigger selected$ $0011 = CCP1$ $0010 = CCP2$ $0011 = Timer0 - T0_overflow(2)$ $0100 = Timer1 - T1_overflow(2)$ $0101 = Timer2 - T2_match$ $0110 = Comparator C1 - sync_C1OUT$ $0111 = Comparator C2 - sync_C2OUT$ $1000 = CLC1 - LC1_out$ $1001 = CLC2 - LC2_out$ $1010 = CLC3 - LC3_out$ $1011 = CLC4 - LC4_out$ $1100 = Timer4 - T4_match$ $1101 = Timer6 - T6_match$ $1110 = Reserved$ $1111 = Reserved$ bit 3-0Unimplemented: Read as '0'	u = Bit is und	hanged	x = Bit is unk	nown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets
bit 3-0 0000 = No auto-conversion trigger selected 0001 = CCP1 0010 = CCP2 $0011 = Timer0 - T0_overflow(2)$ $0100 = Timer1 - T1_overflow(2)$ $0101 = Timer2 - T2_match$ $0110 = Comparator C1 - sync_C1OUT$ $0111 = Comparator C2 - sync_C2OUT$ $1000 = CLC1 - LC1_out$ $1001 = CLC2 - LC2_out$ $1010 = CLC3 - LC3_out$ $1011 = CLC4 - LC4_out$ $1100 = Timer4 - T4_match$ 1110 = Reserved 1111 = Reserved bit 3-0 Unimplemented: Read as '0'		-	'0' = Bit is cle	ared				
bit 3-0 0000 = No auto-conversion trigger selected 0001 = CCP1 0010 = CCP2 $0011 = Timer0 - T0_overflow(2)$ $0100 = Timer1 - T1_overflow(2)$ $0101 = Timer2 - T2_match$ $0101 = Comparator C1 - sync_C1OUT$ $0101 = Comparator C2 - sync_C2OUT$ $1000 = CLC1 - LC1_out$ $1001 = CLC2 - LC2_out$ $1010 = CLC3 - LC3_out$ $1011 = CLC4 - LC4_out$ $1100 = Timer4 - T4_match$ 1110 = Reserved 1111 = Reserved bit 3-0 Unimplemented: Read as '0'								
bit 3-0 $0001 = CCP1$ $0010 = CCP2$ $0011 = Timer0 - T0_overflow(2)$ $0100 = Timer1 - T1_overflow(2)$ $0101 = Timer2 - T2_match$ $0110 = Comparator C1 - sync_C1OUT$ $0111 = Comparator C2 - sync_C2OUT$ $1000 = CLC1 - LC1_out$ $1001 = CLC2 - LC2_out$ $1010 = CLC3 - LC3_out$ $1011 = CLC4 - LC4_out$ $1100 = Timer4 - T4_match$ $1101 = Timer6 - T6_match$ $1110 = Reserved$ bit 3-0 Unimplemented: Read as '0'	bit 7-4	TRIGSEL<3	3:0>: Auto-Conv	ersion Trigger	Selection bits <sup>(1</sup>	)		
bit 3-0 $0010 = CCP2$ $0011 = Timer0 - T0_overflow(2)$ $0100 = Timer1 - T1_overflow(2)$ $0101 = Timer2 - T2_match$ $0110 = Comparator C1 - sync_C1OUT$ $0111 = Comparator C2 - sync_C2OUT$ $1000 = CLC1 - LC1_out$ $1001 = CLC2 - LC2_out$ $1010 = CLC3 - LC3_out$ $1011 = CLC4 - LC4_out$ $1100 = Timer4 - T4_match$ $1101 = Timer6 - T6_match$ $1110 = Reserved$ $1111 = Reserved$ bit 3-0 Unimplemented: Read as '0'		0000 = No	auto-conversior	n trigger select	ed			
bit 3-0 $0011 = Timer0 - T0_overflow^{(2)}$ $0100 = Timer1 - T1_overflow^{(2)}$ $0101 = Timer2 - T2_match$ $0110 = Comparator C1 - sync_C1OUT$ $0111 = Comparator C2 - sync_C2OUT$ $1000 = CLC1 - LC1_out$ $1001 = CLC2 - LC2_out$ $1010 = CLC3 - LC3_out$ $1011 = CLC4 - LC4_out$ $1100 = Timer4 - T4_match$ 1111 = Reserved 1111 = Reserved 1111 = Reserved 1111 = Reserved		0001 = CC	P1					
bit 3-0 $0100 = Timer1 - T1_overflow^{(2)}$ $0101 = Timer2 - T2_match$ $0110 = Comparator C1 - sync_C1OUT$ $0111 = Comparator C2 - sync_C2OUT$ $1000 = CLC1 - LC1_out$ $1001 = CLC2 - LC2_out$ $1010 = CLC3 - LC3_out$ $1011 = CLC4 - LC4_out$ $1100 = Timer4 - T4_match$ $1101 = Timer6 - T6_match$ 1111 = Reserved 1111 = Reserved 1111 = Reserved								
0101 = Timer2 - T2_match         0110 = Comparator C1 - sync_C1OUT         0111 = Comparator C2 - sync_C2OUT         1000 = CLC1 - LC1_out         1001 = CLC2 - LC2_out         1010 = CLC3 - LC3_out         1011 = CLC4 - LC4_out         1100 = Timer4 - T4_match         1110 = Reserved         1111 = Reserved         bit 3-0       Unimplemented: Read as '0'								
0110 = Comparator C1 - sync_C1OUT         0111 = Comparator C2 - sync_C2OUT         1000 = CLC1 - LC1_out         1001 = CLC2 - LC2_out         1010 = CLC3 - LC3_out         1011 = CLC4 - LC4_out         1100 = Timer4 - T4_match         1101 = Timer6 - T6_match         1110 = Reserved         1111 = Reserved         bit 3-0       Unimplemented: Read as '0'		0100 = Tim	er1 – T1_overflo	<sub>DW</sub> (2)				
0111 = Comparator C2 - sync_C2OUT         1000 = CLC1 - LC1_out         1001 = CLC2 - LC2_out         1010 = CLC3 - LC3_out         1011 = CLC4 - LC4_out         1100 = Timer4 - T4_match         1101 = Timer6 - T6_match         1110 = Reserved         1111 = Reserved         bit 3-0       Unimplemented: Read as '0'		0101 = Tim	er2 – T2_match					
$1000 = CLC1 - LC1_out$ $1001 = CLC2 - LC2_out$ $1010 = CLC3 - LC3_out$ $1011 = CLC4 - LC4_out$ $1100 = Timer4 - T4_match$ $1101 = Timer6 - T6_match$ $1110 = Reserved$ $1111 = Reserved$ bit 3-0 Unimplemented: Read as '0'								
1001 = CLC2 - LC2_out         1010 = CLC3 - LC3_out         1011 = CLC4 - LC4_out         1100 = Timer4 - T4_match         1101 = Timer6 - T6_match         1110 = Reserved         1111 = Reserved         bit 3-0       Unimplemented: Read as '0'		0111 <b>= Con</b>	nparator C2 – sy	ync_C2OUT				
1010 = CLC3 - LC3_out         1011 = CLC4 - LC4_out         1100 = Timer4 - T4_match         1101 = Timer6 - T6_match         1110 = Reserved         1111 = Reserved         bit 3-0       Unimplemented: Read as '0'								
1011 = CLC4 - LC4_out         1100 = Timer4 - T4_match         1101 = Timer6 - T6_match         1110 = Reserved         1111 = Reserved         bit 3-0       Unimplemented: Read as '0'			—					
1100 = Timer4 - T4_match         1101 = Timer6 - T6_match         1110 = Reserved         1111 = Reserved         bit 3-0       Unimplemented: Read as '0'								
1101 = Timer6 - T6_match         1110 = Reserved         1111 = Reserved         bit 3-0       Unimplemented: Read as '0'								
1110 = Reserved         1111 = Reserved         bit 3-0       Unimplemented: Read as '0'								
bit 3-0 Unimplemented: Read as '0'				ו				
bit 3-0 Unimplemented: Read as '0'								
		1111 = Res	served					
<b>Note 1:</b> This is a rising edge sensitive input for all sources.	bit 3-0	Unimpleme	nted: Read as	'0'				
	Note 1: T	his is a rising eo	dge sensitive in	out for all sour	ces.			

# REGISTER 21-3: ADCON2: ADC CONTROL REGISTER 2

- - 2: Signal also sets its corresponding interrupt flag.

# 24.6 Register Definitions: DAC2 Control

R/W-0/0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0
DAC2EN	_	DAC2OE1	DAC2OE2	DAC2P	'SS<1:0>	_	DAC2NSS
bit 7							bit C
Legend:							
R = Readable	bit	W = Writable b	it	U = Unimpleme	ented bit, read as	ʻ0'	
u = Bit is unch	anged	x = Bit is unkno	own	-n/n = Value at	POR and BOR/V	alue at all othe	Resets
'1' = Bit is set		'0' = Bit is clear	red				
bit 7 bit 6	DAC2EN: DAC 1 = DAC is ena 0 = DAC is dis Unimplemente	abled abled d: Read as '0'					
bit 5	1 = DAC voltage		an output on the	DAC2OUT1 pin e DAC2OUT1 pin			
bit 4	1 = DAC voltage		an output on the	DAC2OUT2 pin e DAC2OUT2 pii			
bit 3-2	DAC2PSS<1:0: 11 = Reserver 10 = FVR Buf 01 = VREF+ pi 00 = VDD	fer2 output	e Source Select	bits			
bit 1	Unimplemente	d: Read as '0'					
bit 0	<b>DAC2NSS:</b> DAV 1 = VREF- 0 = VSS	C2 Negative So	urce Select bits				

#### REGISTER 24-1: DAC2CON0: VOLTAGE REFERENCE CONTROL REGISTER 0

#### REGISTER 24-2: DAC2CON1: VOLTAGE REFERENCE CONTROL REGISTER 1

U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—	—	—			DAC2R<4:0>		
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-5 Unimplemented: Read as '0'

bit 4-0 DAC2R<4:0>: DAC Voltage Output Select bits

## TABLE 24-1: SUMMARY OF REGISTERS ASSOCIATED WITH THE DAC2 MODULE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
DAC2CON0	DAC2EN	_	DAC2OE1	DAC2OE2	DAC2PSS<1:0>		_	DAC2NSS	253
DAC2CON1	_			DAC2R<4:0>					253

**Legend:** — = Unimplemented location, read as '0'. Shaded cells are not used with the DAC module.

# 25.2 Register Definitions: Option Register

# REGISTER 25-1: OPTION\_REG: OPTION REGISTER

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1			
WPUEN	INTEDG	TMR0CS	TMR0SE	PSA		PS<2:0>				
bit 7							bit 0			
Legend:										
R = Readable		W = Writable		-	nented bit, read					
u = Bit is uncha	anged	x = Bit is unkr		-n/n = Value	at POR and BO	R/Value at all c	other Resets			
'1' = Bit is set		'0' = Bit is cle	ared							
bit 7	1 = All weak p	ak Pull-Up Ena oull-ups are dis -ups are enabl	abled (except		,					
bit 6	1 = Interrupt c	rrupt Edge Sel on rising edge on falling edge	of INT pin							
bit 5	<b>TMR0CS</b> : Timer0 Clock Source Select bit 1 = Transition on T0CKI pin 0 = Internal instruction cycle clock (Fosc/4)									
bit 4	1 = Increment	her0 Source Ec t on high-to-lov t on low-to-high	v transition on	•						
bit 3	1 = Prescaler	er Assignment is not assigne is assigned to	d to the Timer							
bit 2-0	PS<2:0>: Pre	scaler Rate Se	elect bits							
	Bit V	/alue Timer0	Rate							
	0 0 1 1 1	00         1:2           01         1:4           10         1:8           11         1:1           00         1:3           01         1:6           10         1:1	6 2 4 28							
TABLE 25-1:	SUMMARY	OF REGIST	ERS ASSO	CIATED WIT	H TIMER0					

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	83
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA		PS<2:0>		256
TMR0	Timer0 Mc	dule Regist	er				254*		
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	119

**Legend:** — = Unimplemented location, read as '0'. Shaded cells are not used by the Timer0 module.

\* Page provides register information.

When one device is transmitting a logical one, or letting the line float, and a second device is transmitting a logical zero, or holding the line low, the first device can detect that the line is not a logical one. This detection, when used on the SCL line, is called clock stretching. Clock stretching gives slave devices a mechanism to control the flow of data. When this detection is used on the SDA line, it is called arbitration. Arbitration ensures that there is only one master device communicating at any single time.

## 30.3.1 CLOCK STRETCHING

When a slave device has not completed processing data, it can delay the transfer of more data through the process of clock stretching. An addressed slave device may hold the SCL clock line low after receiving or sending a bit, indicating that it is not yet ready to continue. The master that is communicating with the slave will attempt to raise the SCL line in order to transfer the next bit, but will detect that the clock line has not yet been released. Because the SCL connection is open-drain, the slave has the ability to hold that line low until it is ready to continue communicating.

Clock stretching allows receivers that cannot keep up with a transmitter to control the flow of incoming data.

## 30.3.2 ARBITRATION

Each master device must monitor the bus for Start and Stop bits. If the device detects that the bus is busy, it cannot begin a new message until the bus returns to an Idle state.

However, two master devices may try to initiate a transmission on or about the same time. When this occurs, the process of arbitration begins. Each transmitter checks the level of the SDA data line and compares it to the level that it expects to find. The first transmitter to observe that the two levels do not match, loses arbitration, and must stop transmitting on the SDA line.

For example, if one transmitter holds the SDA line to a logical one (lets it float) and a second transmitter holds it to a logical zero (pulls it low), the result is that the SDA line will be low. The first transmitter then observes that the level of the line is different than expected and concludes that another transmitter is communicating.

The first transmitter to notice this difference is the one that loses arbitration and must stop driving the SDA line. If this transmitter is also a master device, it also must stop driving the SCL line. It then can monitor the lines for a Stop condition before trying to reissue its transmission. In the meantime, the other device that has not noticed any difference between the expected and actual levels on the SDA line continues with its original transmission. It can do so without any complications, because so far, the transmission appears exactly as expected with no other transmitter disturbing the message.

Slave Transmit mode can also be arbitrated, when a master addresses multiple slaves, but this is less common.

If two master devices are sending a message to two different slave devices at the address stage, the master sending the lower slave address always wins arbitration. When two master devices send messages to the same slave address, and addresses can sometimes refer to multiple slaves, the arbitration process must continue into the data stage.

Arbitration usually occurs very rarely, but it is a necessary process for proper multi-master support.



## 30.6.6.1 BF Status Flag

In Transmit mode, the BF bit of the SSPSTAT register is set when the CPU writes to SSPBUF and is cleared when all eight bits are shifted out.

## 30.6.6.2 WCOL Status Flag

If the user writes the SSPBUF when a transmit is already in progress (i.e., SSPSR is still shifting out a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).

WCOL must be cleared by software before the next transmission.

## 30.6.6.3 ACKSTAT Status Flag

In Transmit mode, the ACKSTAT bit of the SSPCON2 register is cleared when the slave has sent an Acknowledge ( $\overline{ACK} = 0$ ) and is set when the slave does not Acknowledge ( $\overline{ACK} = 1$ ). A slave sends an Acknowledge when it has recognized its address (including a general call), or when the slave has properly received its data.

30.6.6.4 Typical transmit sequence:

- 1. The user generates a Start condition by setting the SEN bit of the SSPCON2 register.
- 2. SSPIF is set by hardware on completion of the Start.
- 3. SSPIF is cleared by software.
- 4. The MSSP module will wait the required start time before any other operation takes place.
- 5. The user loads the SSPBUF with the slave address to transmit.
- 6. Address is shifted out the SDA pin until all eight bits are transmitted. Transmission begins as soon as SSPBUF is written to.
- 7. The MSSP module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSPCON2 register.
- 8. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- 9. The user loads the SSPBUF with eight bits of data.
- 10. Data is shifted out the SDA pin until all eight bits are transmitted.
- 11. The MSSP module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSPCON2 register.
- 12. Steps 8-11 are repeated for all transmitted data bytes.
- 13. The user generates a Stop or Restart condition by setting the PEN or RSEN bits of the SSPCON2 register. Interrupt is generated once the Stop/Restart condition is complete.

					SYNC	<b>C</b> = 0, BRGH	l = 0, BRC	<b>616 =</b> 0					
BAUD	Fosc	; = 32.00	0 MHz	Fosc	; = 20.00	0 MHz	Fosc	: = 18.43	2 MHz	Fosc	Fosc = 11.0592 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	
300	_		_			_	_	_	_			_	
1200	_	_	—	1221	1.73	255	1200	0.00	239	1200	0.00	143	
2400	2404	0.16	207	2404	0.16	129	2400	0.00	119	2400	0.00	71	
9600	9615	0.16	51	9470	-1.36	32	9600	0.00	29	9600	0.00	17	
10417	10417	0.00	47	10417	0.00	29	10286	-1.26	27	10165	-2.42	16	
19.2k	19.23k	0.16	25	19.53k	1.73	15	19.20k	0.00	14	19.20k	0.00	8	
57.6k	55.55k	-3.55	3	—	_	_	57.60k	0.00	7	57.60k	0.00	2	
115.2k	—	—	—	_	—	_	_	_	_	—	_	—	

#### TABLE 31-5: BAUD RATES FOR ASYNCHRONOUS MODES

					SYNC	<b>C =</b> 0, <b>BRG</b>	l = 0, BRG	<b>616 =</b> 0				
BAUD	Fos	c = 8.000	) MHz	Fos	Fosc = 4.000 MHz Fosc = 3.6864 MHz Fosc =		.6864 MHz Fosc = 1.000 M			) MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	_	_	_	300	0.16	207	300	0.00	191	300	0.16	51
1200	1202	0.16	103	1202	0.16	51	1200	0.00	47	1202	0.16	12
2400	2404	0.16	51	2404	0.16	25	2400	0.00	23	—	_	_
9600	9615	0.16	12	—	_	_	9600	0.00	5	—	_	_
10417	10417	0.00	11	10417	0.00	5	_	_	_	_	_	_
19.2k	_	_	_	—	_	_	19.20k	0.00	2	_	_	_
57.6k	—	_	—	—	_	—	57.60k	0.00	0	—	_	—
115.2k	_	_	_	—	_	_	—	_	_	—	_	—

					SYNC	<b>C</b> = 0, BRGH	l = 1, BRC	<b>G16 =</b> 0				
BAUD	Fosc	= 32.00	0 MHz	Fosc = 20.000 MHz			Fosc	: = 18.43	2 MHz	Fosc	sc = 11.0592 MHz	
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	—	—	—			_			_	_	—	_
1200	—	—	—	—	_	—	—	—	—	—	—	—
2400	—	_	_	_	_	_	_	_	_	—	_	_
9600	9615	0.16	207	9615	0.16	129	9600	0.00	119	9600	0.00	71
10417	10417	0.00	191	10417	0.00	119	10378	-0.37	110	10473	0.53	65
19.2k	19.23k	0.16	103	19.23k	0.16	64	19.20k	0.00	59	19.20k	0.00	35
57.6k	57.14k	-0.79	34	56.82k	-1.36	21	57.60k	0.00	19	57.60k	0.00	11
115.2k	117.64k	2.12	16	113.64k	-1.36	10	115.2k	0.00	9	115.2k	0.00	5

FIGURE 31-12:	SYNCHRONOUS RECEPTION (MASTER MODE, SREN)
RX/DT pin TX/CK pin (SCKP = 0)	
TX/CK pin- (SCKP = 1) Write to bit SREN	
SREN bit	. <sub>0</sub> ,
RCIF bit (Interrupt) ———— Read RCREG ————	
Note: Timing dia	gram demonstrates Sync Master mode with bit SREN = $1$ and bit BRGH = $0$ .

# TABLE 31-8: SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELB	_		ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	126
ANSELC	ANSC7	ANSC6	ANSC5	ANSC4	ANSC3	ANSC2		_	131
BAUD1CON	ABDOVF	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN	349
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	83
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	84
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	87
RC1REG			EUS	SART Receiv	e Data Regis	ter			342*
RC1STA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	348
RXPPS	_	_	—			RXPPS<4:0>			136
RxyPPS	_	_	—		F	RxyPPS<4:0	>		137
SP1BRGL				SP1BR0	G<7:0>				350*
SP1BRGH				SP1BRG	6<15:8>				350*
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	125
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	130
TX1STA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	347

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for synchronous master reception.

\* Page provides register information.

CALL	Call Subroutine			
Syntax:	[ <i>label</i> ] CALL k			
Operands:	$0 \leq k \leq 2047$			
Operation:	(PC)+ 1 $\rightarrow$ TOS, k $\rightarrow$ PC<10:0>, (PCLATH<6:3>) $\rightarrow$ PC<14:11>			
Status Affected:	None			
Description:	Call Subroutine. First, return address (PC + 1) is pushed onto the stack. The 11-bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a 2-cycle instruction.			

CLRWDT	Clear Watchdog Timer			
Syntax:	[label] CLRWDT			
Operands:	None			
Operation:	$\begin{array}{l} \text{O0h} \rightarrow \text{WDT} \\ 0 \rightarrow \text{WDT prescaler,} \\ 1 \rightarrow \overline{\text{TO}} \\ 1 \rightarrow \overline{\text{PD}} \end{array}$			
Status Affected:	TO, PD			
Description:	CLRWDT instruction resets the Watch- dog Timer. It also resets the prescaler of the WDT. Status bits $\overline{TO}$ and $\overline{PD}$ are set.			

CALLW	Subroutine Call With W	
Syntax:	[ label ] CALLW	
Operands:	None	
Operation:	(PC) +1 → TOS, (W) → PC<7:0>, (PCLATH<6:0>) → PC<14:8>	
Status Affected:	None	
Description:	Subroutine call with W. First, the return address (PC + 1) is pushed onto the return stack. Then, the contents of W is loaded into PC<7:0>, and the contents of PCLATH into PC<14:8>. CALLW is a 2-cycle instruction.	

COMF	Complement f				
Syntax:	[label] COMF f,d				
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$				
Operation:	$(\overline{f}) \rightarrow (destination)$				
Status Affected:	Z				
Description:	The contents of register 'f' are complemented. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'.				

CLRF	Clear f	
Syntax:	[label] CLRF f	
Operands:	$0 \leq f \leq 127$	
Operation:	$\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$	
Status Affected:	Z	
Description:	The contents of register 'f' are cleared and the Z bit is set.	

DECF	Decrement f
Syntax:	[label] DECF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$
Operation:	(f) - 1 $\rightarrow$ (destination)
Status Affected:	Z
Description:	Decrement register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

# CLRWClear WSyntax:[label] CLRWOperands:NoneOperation: $00h \rightarrow (W)$ <br/> $1 \rightarrow Z$ Status Affected:ZDescription:W register is cleared. Zero bit (Z) is<br/>set.

MOVIW	Move INDFn to W				
Syntax:	[ <i>label</i> ] MOVIW ++FSRn [ <i>label</i> ] MOVIWFSRn [ <i>label</i> ] MOVIW FSRn++ [ <i>label</i> ] MOVIW FSRn [ <i>label</i> ] MOVIW k[FSRn]				
Operands:	n ∈ [0,1] mm ∈ [00,01, 10, 11] -32 ≤ k ≤ 31				
Operation:	$\begin{split} &\text{INDFn} \rightarrow W \\ &\text{Effective address is determined by} \\ &\text{FSR + 1 (preincrement)} \\ &\text{FSR - 1 (predecrement)} \\ &\text{FSR + k (relative offset)} \\ &\text{After the Move, the FSR value will be either:} \\ &\text{FSR + 1 (all increments)} \\ &\text{FSR - 1 (all decrements)} \\ &\text{Unchanged} \end{split}$				
Status Affected:	Z				

Mode	Syntax	mm
Preincrement	++FSRn	00
Predecrement	FSRn	01
Postincrement	FSRn++	10
Postdecrement	FSRn	11

Description:

This instruction is used to move data between W and one of the indirect registers (INDFn). Before/after this move, the pointer (FSRn) is updated by pre/post incrementing/decrementing it.

**Note:** The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the FSRn.

FSRn is limited to the range 0000h -FFFFh. Incrementing/decrementing it beyond these bounds will cause it to wrap-around.

Syntax:	[ <i>label</i> ]MOVLB k
Operands:	$0 \leq k \leq 31$
Operation:	$k \rightarrow BSR$
Status Affected:	None
Description:	The 5-bit literal 'k' is loaded into the Bank Select Register (BSR).

MOVLP	Move literal to PCLATH				
Syntax:	[ <i>label</i> ]MOVLP k				
Operands:	$0 \le k \le 127$				
Operation:	$k \rightarrow PCLATH$				
Status Affected:	None				
Description:	The 7-bit literal 'k' is loaded into the PCLATH register.				
MOVLW	Move literal to W				
Syntax:	[ <i>label</i> ] MOVLW k				
Operands:	$0 \leq k \leq 255$				
Operation:	$k \rightarrow (W)$				
Status Affected:	None				
Description:	The 8-bit literal 'k' is loaded into W reg- ister. The "don't cares" will assemble as '0's.				
Words:	1				
Cycles:	1				
Example:	MOVLW 0x5A				
	After Instruction W = 0x5A				
MOVWF	Move W to f				
Syntax:	[ <i>label</i> ] MOVWF f				
Operands:	$0 \leq f \leq 127$				
Operation:	$(W) \to (f)$				
Status Affected:	None				
Description:	Move data from W register to register 'f'.				
Words:	1				
Cycles:	1				
Example:	MOVWF OPTION_REG				
	Before Instruction OPTION_REG = 0xFF W = 0x4F				

W = 0x4F After Instruction OPTION\_REG = 0x4F W = 0x4F

#### TABLE 34-6: THERMAL CHARACTERISTICS

Standard Operating Conditions (unless otherwise stated)					
Param No.	Sym.	Characteristic	Тур.	Units	Conditions
TH01	θJA	Thermal Resistance Junction to Ambient	60	°C/W	28-pin SPDIP package
			80	°C/W	28-pin SOIC package
			90	°C/W	28-pin SSOP package
			36	°C/W	28-pin QFN 6x6x0.9 mm package
			48	°C/W	28-pin 4x4x0.5 UQFN package
TH02	θJC	Thermal Resistance Junction to Case	31.4	°C/W	28-pin SPDIP package
			24	°C/W	28-pin SOIC package
			24	°C/W	28-pin SSOP package
			6	°C/W	28-pin QFN 6x6x0.9 mm package
			12	°C/W	28-pin 4x4x0.5 mm UQFN package
TH03	TJMAX	Maximum Junction Temperature	150	°C	
TH04	PD	Power Dissipation	_	W	PD = PINTERNAL + PI/O
TH05	PINTERNAL	Internal Power Dissipation	_	W	PINTERNAL = IDD x VDD <sup>(1)</sup>
TH06	Pi/o	I/O Power Dissipation	_	W	$PI/O = \Sigma (IOL * VOL) + \Sigma (IOH * (VDD - VOH))$
TH07	Pder	Derated Power	_	W	Pder = PDmax (Τj - Τa)/θja <sup>(2)</sup>

Standard Operating Conditions (unless otherwise stated)

**Note 1:** IDD is current to run the chip alone without driving any load on the output pins.

2: TA = Ambient Temperature, TJ = Junction Temperature

#### TABLE 34-11: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER AND BROWN-OUT RESET PARAMETERS<sup>(2)</sup>

Standard Operating Conditions (unless otherwise stated)							
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
30	ТмсL	MCLR Pulse Width (low)	2	—	_	μs	
31	TWDTLP	Low-Power Watchdog Timer Time-out Period	10	16	27	ms	V <sub>DD</sub> = 3.3V-5V 1:512 Prescaler used
32	Tost	Oscillator Start-up Timer Period <sup>(1)</sup>	_	1024	_	Tosc	
33*	TPWRT	Power-up Timer Period, $\overline{PWRTE} = 0$	40	65	140	ms	
34*	Tioz	I/O high-impedance from MCLR Low or Watchdog Timer Reset		—	2.0	μS	
35	VBOR	Brown-out Reset Voltage	2.55	2.70	2.85	V	BORV = 0
			2.30 1.80	2.45 1.90	2.60 2.10	V V	BORV = 1 (PIC16F1713/6) BORV = 1 (PIC16LF1713/6)
35A	VLPBOR	Low-Power Brown-out	1.8	2.1	2.5	V	LPBOR = 1
36*	VHYST	Brown-out Reset Hysteresis	0	25	75	mV	$-40^\circ C \le TA \le +85^\circ C$
37*	TBORDC	Brown-out Reset DC Response Time	1	3	35	μS	$VDD \leq VBOR$

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: By design, the Oscillator Start-up Timer (OST) counts the first 1024 cycles, independent of frequency.

2: To ensure these voltage tolerances, VDD and Vss must be capacitively decoupled as close to the device as possible. 0.1  $\mu$ F and 0.01  $\mu$ F values in parallel are recommended.

NOTES:

#### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

# QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

#### Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, flexPWR, JukeBlox, KEELoQ, KEELoQ logo, Kleer, LANCheck, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC<sup>32</sup> logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

The Embedded Control Solutions Company and mTouch are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, ECAN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, KleerNet, KleerNet logo, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, RightTouch logo, REAL ICE, SQI, Serial Quad I/O, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2013-2016, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-0172-8

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEEL0Q® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.