

Welcome to E-XFL.COM

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | e200z1 |
| Core Size | 32-Bit Single-Core |
| Speed | 80MHz |
| Connectivity | CANbus, EBI/EMI, I ² C, SCI, SPI |
| Peripherals | DMA, POR, PWM, WDT |
| Number of I/O | 144 |
| Program Memory Size | 1.5MB (1.5M x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 80K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.35V ~ 1.65V |
| Data Converters | A/D 40x12b |
| Oscillator Type | External |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 208-BGA |
| Supplier Device Package | 208-BGA (17x17) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc5517gavmg80 |

Table of Contents

| | | |
|--------|--|----|
| 1 | Pin Assignments and Reset States | 4 |
| 1.1 | Signal Properties and Multiplexing Summary | 4 |
| 1.2 | Power and Ground Supply Summary | 15 |
| 1.3 | Pinout – 144 LQFP | 17 |
| 1.4 | Pinout – 176 LQFP | 18 |
| 1.5 | Pinout – 208 PBGA | 19 |
| 2 | Electrical Characteristics | 20 |
| 2.1 | Maximum Ratings | 20 |
| 2.2 | Thermal Characteristics | 21 |
| 2.2.1 | General Notes for Specifications at Maximum Junction Temperature | 21 |
| 2.3 | ESD Characteristics | 24 |
| 2.4 | DC Electrical Specifications | 25 |
| 2.5 | Operating Current Specifications | 27 |
| 2.6 | I/O Pad Current Specifications | 29 |
| 2.7 | Low Voltage Characteristics | 30 |
| 2.8 | Oscillators Electrical Characteristics | 31 |
| 2.9 | FMPLL Electrical Characteristics | 33 |
| 2.10 | eQADC Electrical Characteristics | 34 |
| 2.11 | Flash Memory Electrical Characteristics | 35 |
| 2.12 | Pad AC Specifications | 36 |
| 2.13 | AC Timing | 37 |
| 2.13.1 | Reset and Boot Configuration Pins | 37 |
| 2.13.2 | External Interrupt (IRQ) and Non-Maskable Interrupt (NMI) Pins | 37 |
| 2.13.3 | JTAG (IEEE 1149.1) Interface | 38 |
| 2.13.4 | Nexus Debug Interface | 41 |
| 2.13.5 | External Bus Interface (EBI) | 43 |
| 2.13.6 | Enhanced Modular I/O Subsystem (eMIOS) | 46 |
| 2.13.7 | Deserial Serial Peripheral Interface (DSPI) | 47 |
| 3 | Package Information | 52 |
| 4 | Product Documentation | 52 |
| 4.1 | Revision History | 53 |
| | Table 13. 5V Low Frequency (32 kHz) Internal RC Oscillator | 32 |
| | Table 14. FMPLL Electrical Specifications | 33 |
| | Table 15. eQADC Conversion Specifications (Operating) | 34 |
| | Table 16. Flash Program and Erase Specifications | 35 |
| | Table 17. Flash EEPROM Module Life (Full Temperature Range) | 35 |
| | Table 18. Pad AC Specifications (VDDE = 3.0V - 5.5V) | 36 |
| | Table 19. Reset and Boot Configuration Timing | 37 |
| | Table 20. IRQ/NMI Timing | 37 |
| | Table 21. JTAG Interface Timing | 38 |
| | Table 22. Nexus Debug Port Timing | 41 |
| | Table 23. External Bus Operation Timing | 43 |
| | Table 24. eMIOS Timing | 46 |
| | Table 25. DSPI Timing | 47 |
| | Table 26. Package Information | 52 |
| | Table 27. Revision History of MPC5510 Data Sheet | 53 |

List of Tables

| | |
|---|----|
| Table 1. MPC5510 Signal Properties | 4 |
| Table 2. MPC5510 Power/Ground | 15 |
| Table 3. Absolute Maximum Ratings..... | 20 |
| Table 4. Thermal Characteristics..... | 21 |
| Table 5. ESD Ratings, | 24 |
| Table 6. DC Electrical Specifications..... | 25 |
| Table 7. Operating Currents | 27 |
| Table 8. I/O Pad Average DC Current | 29 |
| Table 9. Low Voltage Monitors | 30 |
| Table 10. 3.3V High Frequency External Oscillator..... | 31 |
| Table 11. 5V Low Frequency (32 kHz) External Oscillator | 31 |
| Table 12. 5V High Frequency (16 MHz) Internal RC Oscillator | 32 |

List of Figures

| | |
|---|----|
| Figure 1. MPC5510 Family Block Diagram | 3 |
| Figure 2. MPC5510 Pinout – 144 LQFP | 17 |
| Figure 3. MPC5510 Pinout – 176 LQFP | 18 |
| Figure 4. MPC5510 Pinout – 208 PBGA | 19 |
| Figure 5. Pad Output Delay | 36 |
| Figure 6. Reset and Boot Configuration Timing | 37 |
| Figure 7. IRQ and NMI Timing | 37 |
| Figure 8. JTAG Test Clock Input Timing | 38 |
| Figure 9. JTAG Test Access Port Timing | 39 |
| Figure 10. JTAG JCOMP Timing | 39 |
| Figure 11. JTAG Boundary Scan Timing | 40 |
| Figure 12. Nexus Output Timing | 41 |
| Figure 13. Nexus TDI, TMS, TDO Timing | 42 |
| Figure 14. CLKOUT Timing | 43 |
| Figure 15. Synchronous Output Timing | 44 |
| Figure 16. Synchronous Input Timing | 45 |
| Figure 17. Address Latch Enable (ALE) Timing | 46 |
| Figure 18. DSPI Classic SPI Timing — Master, CPHA = 0 | 48 |
| Figure 19. DSPI Classic SPI Timing — Master, CPHA = 1 | 48 |
| Figure 20. DSPI Classic SPI Timing — Slave, CPHA = 0 | 49 |
| Figure 21. DSPI Classic SPI Timing — Slave, CPHA = 1 | 49 |
| Figure 22. DSPI Modified Transfer Format Timing — Master, CPHA = 0 | 50 |
| Figure 23. DSPI Modified Transfer Format Timing — Master, CPHA = 1 | 50 |
| Figure 24. DSPI Modified Transfer Format Timing — Slave, CPHA = 0 51 | |
| Figure 25. DSPI Modified Transfer Format Timing — Slave, CPHA = 1 51 | |
| Figure 26. DSPI PCS Strobe (PCSS) Timing | 51 |

Pin Assignments and Reset States

Table 1. MPC5510 Signal Properties (continued)

| Pin Name | GPIO (PCR) Num ¹ | Supported Functions ² | Description | I/O Type | Voltage ³ | Pad ⁴ Type | Status During Reset ⁵ | Status After Reset ⁵ | Package Pin Locations | | |
|--------------------|-----------------------------|--|--|-----------------------------|----------------------|-----------------------|----------------------------------|---------------------------------|-----------------------|-----|-----|
| | | | | | | | | | 144 | 176 | 208 |
| PD6 | 54 | PD6 TXD_A eMIOS14 | GPIO SCI_A Transmit eMIOS Channel | I/O O O | V _{DDE1} | SH | — | — | 98 | 122 | F14 |
| PD7 | 55 | PD7 RXD_A eMIOS15 | GPIO SCI_A Receive eMIOS Channel | I/O I O | V _{DDE1} | SH | — | — | 97 | 121 | F15 |
| PD8 | 56 | PD8 TXD_B SCL_A | GPIO SCI_B Transmit I ² C Serial Clock Line | I/O O I/O | V _{DDE1} | SH | — | — | 94 | 118 | G13 |
| PD9 | 57 | PD9 RXD_B SDA_A | GPIO SCI_B Receive I ² C Serial Data Line | I/O I I/O | V _{DDE1} | SH | — | — | 93 | 117 | F16 |
| PD10 | 58 | PD10 PCS_B2 CNTX_F NMI0 | GPIO DSPI_B Peripheral Chip Select CAN_F Transmit NMI Input for Z1 Core | I/O O O I | V _{DDE1} | SH | — | — | 92 | 116 | G14 |
| PD11 | 59 | PD11 PCS_B1 CNRX_F NMI1 | GPIO DSPI_B Peripheral Chip Select CAN_F Receive NMI Input for Z0 Core | I/O O I I | V _{DDE1} | SH | — | — | 91 | 115 | G15 |
| PD12 | 60 | PD12 PCS_B0 eMIOS9 | GPIO DSPI_B Peripheral Chip Select eMIOS Channel | I/O I/O O | V _{DDE1} | SH | — | — | 90 | 114 | H14 |
| PD13 | 61 | PD13 SCK_B eMIOS8 | GPIO DSPI_B Clock eMIOS Channel | I/O I/O O | V _{DDE1} | SH | — | — | 89 | 113 | H15 |
| PD14 | 62 | PD14 SOUT_B eMIOS7 | GPIO DSPI_B Data Output eMIOS Channel | I/O O O | V _{DDE1} | SH | — | — | 88 | 110 | J14 |
| PD15 | 63 | PD15 SIN_B eMIOS6 | GPIO DSPI_B Data Input eMIOS Channel | I/O I O | V _{DDE1} | SH | — | — | 87 | 107 | K14 |
| Port E (16) | | | | | | | | | | | |
| PE0 | 64 | PE0 PCS_A2 eMIOS5 MLBCLK | GPIO DSPI_A Peripheral Chip Select eMIOS Channel MLB Clock | I/O O O I | V _{DDE1} | SH | — | — | 86 | 106 | K16 |
| PE1 | 65 | PE1 PCS_A1 eMIOS4 MLBSI / MLBSIG | GPIO DSPI_A Peripheral Chip Select eMIOS Channel MLB Signal In (5-pin) / MLB Bi-directional Signal (3-pin) | I/O O O I I/O | V _{DDE1} | MH | — | — | 85 | 103 | L14 |
| PE2 | 66 | PE2 PCS_A0 eMIOS3 MLBDI / MLBDAT | GPIO DSPI_A Peripheral Chip Select eMIOS Channel MLB Data In (5-pin) / MLB Bi-directional Data (3-pin) | I/O I/O O I I/O | V _{DDE1} | MH | — | — | 84 | 101 | L15 |

Table 1. MPC5510 Signal Properties (continued)

| Pin Name | GPIO (PCR) Num ¹ | Supported Functions ² | Description | I/O Type | Voltage ³ | Pad ⁴ Type | Status During Reset ⁵ | Status After Reset ⁵ | Package Pin Locations | | |
|--------------------|-----------------------------|--|--|----------------------------------|----------------------|-----------------------|----------------------------------|---------------------------------|-----------------------|-----|-----|
| | | | | | | | | | 144 | 176 | 208 |
| PE3 | 67 | PE3 SCK_A eMIOS2 MLBSO / MLBSIG_BUfen | GPIO DSPI_A Clock eMIOS Channel MLB Signal Out (5-pin) / MLB Signal Level Shifter Enable (3-pin) | I/O I/O O O O | V _{DDE1} | MH | — | — | 83 | 100 | M13 |
| PE4 | 68 | PE4 SOUT_A eMIOS1 MLBDO / MLBDAT_BUfen | GPIO DSPI_A Data Out eMIOS Channel MLB Data Out (5-pin) / MLB Data Level Shifter Enable (3-pin) | I/O O O O O | V _{DDE1} | MH | — | — | 82 | 98 | N14 |
| PE5 | 69 | PE5 SIN_A eMIOS0 MLB_SLOT / MLB_SIGOBS / MLB_DATOBS | GPIO DSPI_A Data In eMIOS Channel MLB Slot Debug / MLB Clock Adjust Observe Signal / MLB Clock Adjust Observe Data | I/O I O O O O | V _{DDE1} | MH | — | — | 81 | 97 | M15 |
| PE6 | 70 | PE6 CLKOUT | GPIO System Clock Output | I/O O | V _{DDE3} | MH | — | — | 67 | 83 | P13 |
| PE7 | 71 | PE7 | GPIO | I/O | V _{DDE1} | SH | — | — | — | — | H13 |
| PE8 | 72 | PE8 | GPIO | I/O | V _{DDE1} | SH | — | — | — | — | H16 |
| PE9 | 72 | PE9 | GPIO | I/O | V _{DDE1} | SH | — | — | — | — | J13 |
| PE10 | 74 | PE10 | GPIO | I/O | V _{DDE1} | SH | — | — | — | 112 | J16 |
| PE11 | 75 | PE11 | GPIO | I/O | V _{DDE1} | SH | — | — | — | 111 | J15 |
| PE12 | 76 | PE12 | GPIO | I/O | V _{DDE1} | SH | — | — | — | 109 | K13 |
| PE13 | 77 | PE13 | GPIO | I/O | V _{DDE1} | SH | — | — | — | 108 | L13 |
| PE14 | 78 | PE14 | GPIO | I/O | V _{DDE1} | SH | — | — | — | 102 | L16 |
| PE15 | 79 | PE15 | GPIO | I/O | V _{DDE1} | SH | — | — | — | 99 | M14 |
| Port F (16) | | | | | | | | | | | |
| PF0 | 80 | PF0 RD_WR EVTI ⁸ | GPIO EBI Read/Write Nexus Event In | I/O I/O I | V _{DDE3} | MH | — | — | 66 | 82 | N12 |
| PF1 | 81 | PF1 TA MLBCLK EVTO ⁸ | GPIO EBI Transfer Acknowledge MLB Clock Nexus Event Out | I/O I/O I O | V _{DDE3} | MH | — | — | 65 | 81 | P12 |
| PF2 | 82 | PF2 AD8 ADDR8 MLBSI / MLBSIG MSEO ⁸ | GPIO EBI Muxed Address/Data EBI Non Muxed Address MLB Signal In (5-pin) / MLB Bi-Directional Signal (3-pin) Nexus Message Start/End Out | I/O I/O O I I/O O | V _{DDE3} | MH | — | — | 64 | 80 | R12 |

Pin Assignments and Reset States

Table 1. MPC5510 Signal Properties (continued)

| Pin Name | GPIO (PCR) Num ¹ | Supported Functions ² | Description | I/O Type | Voltage ³ | Pad ⁴ Type | Status During Reset ⁵ | Status After Reset ⁵ | Package Pin Locations | | |
|----------|-----------------------------|--|---|----------------------------------|----------------------|-----------------------|----------------------------------|---------------------------------|-----------------------|-----|-----|
| | | | | | | | | | 144 | 176 | 208 |
| PF3 | 83 | PF3 AD9 ADDR9 MLBDI / MLBDAT MCKO ⁸ | GPIO EBI Muxed Address/Data EBI Non Muxed Address MLB Data In (5-pin) / MLB Bi-directional Data (3-pin) Nexus Message Clock Out | I/O I/O O I I/O O | V _{DDE3} | MH | — | — | 63 | 79 | T12 |
| PF4 | 84 | PF4 AD10 ADDR10 MLBSO / MLBSIG_BUFEN MDO0 ⁸ | GPIO EBI Muxed Address/Data EBI Non Muxed Address MLB Signal Out (5-pin) / MLB Signal Level Shifter Enable (3-pin) Nexus Message Data Out | I/O I/O O O O O | V _{DDE3} | MH | — | — | 59 | 74 | T10 |
| PF5 | 85 | PF5 AD11 ADDR11 MLBDO / MLBDAT_BUFEN MDO1 ⁸ | GPIO EBI Muxed Address/Data EBI Non Muxed Address MLB Data Out (5-pin) / MLB Data Level Shifter Enable (3-pin) Nexus Message Data Out | I/O I/O O O O O | V _{DDE3} | MH | — | — | 58 | 72 | R9 |
| PF6 | 86 | PF6 AD12 ADDR12 MLB_SLOT / MLB_SIGOBS / MLB_DATOBS MDO2 ⁸ | GPIO EBI Muxed Address/Data EBI Non Muxed Address MLB Slot Debug / MLB Clock Adjust Observe Signal / MLB Clock Adjust Observe Data Nexus Message Data Out | I/O I/O O O O O | V _{DDE3} | MH | — | — | 57 | 68 | T8 |
| PF7 | 87 | PF7 AD13 ADDR13 MDO3 ⁸ | GPIO EBI Muxed Address/Data EBI Non Muxed Address Nexus Message Data Out | I/O I/O O O | V _{DDE3} | MH | — | — | 56 | 66 | P8 |
| PF8 | 88 | PF8 AD14 ADDR14 MDO4 ⁸ | GPIO EBI Muxed Address/Data EBI Non Muxed Address Nexus Message Data Out | I/O I/O O O | V _{DDE2} | MH | — | — | 55 | 65 | N8 |
| PF9 | 89 | PF9 AD15 ADDR15 MDO5 ⁸ | GPIO EBI Muxed Address/Data EBI Non Muxed Address Nexus Message Data Out | I/O I/O O O | V _{DDE2} | MH | — | — | 54 | 64 | T7 |
| PF10 | 90 | PF10 CS1 TXD_C MDO6 ⁸ | GPIO EBI Chip Select SCI_C Transmit Nexus Message Data Out | I/O O O O | V _{DDE2} | MH | — | — | 52 | 62 | R7 |
| PF11 | 91 | PF11 CS0 RXD_C MDO7 ⁸ | GPIO EBI Chip Select SCI_C Receive Nexus Message Data Out | I/O O I O | V _{DDE2} | MH | — | — | 51 | 61 | P7 |
| PF12 | 92 | PF12 TS TXD_D ALE | GPIO EBI Transfer Start SCI_D Transmit EBI Address Latch Enable | I/O I/O O O | V _{DDE2} | MH | — | — | 50 | 60 | N7 |

Table 1. MPC5510 Signal Properties (continued)

| Pin Name | GPIO (PCR) Num ¹ | Supported Functions ² | Description | I/O Type | Voltage ³ | Pad ⁴ Type | Status During Reset ⁵ | Status After Reset ⁵ | Package Pin Locations | | |
|--------------------|-----------------------------|----------------------------------|--|--------------------------|----------------------|-----------------------|----------------------------------|---------------------------------|-----------------------|-----|-----|
| | | | | | | | | | 144 | 176 | 208 |
| PF13 | 93 | PF13 OE RXD_D | GPIO EBI Output Enable SCI_D Receive | I/O O I | V _{DDE2} | MH | — | — | 49 | 59 | R6 |
| PF14 | 94 | PF14 WE0 BDIP CTX_D | GPIO EBI Write Enable EBI Burst Data In Progress CAN_D Transmit | I/O O O O | V _{DDE2} | MH | — | — | 45 | 55 | P6 |
| PF15 | 95 | PF15 WE1 TEA CNRX_D | GPIO EBI Write Enable EBI Transfer Error Acknowledge CAN_D Receive | I/O O I/O I | V _{DDE2} | MH | — | — | 44 | 54 | N6 |
| Port G (16) | | | | | | | | | | | |
| PG0 | 96 | PG0 AD16 eMIOS16 | GPIO EBI Muxed Address/Data eMIOS Channel | I/O I/O I/O | V _{DDE2} | MH | — | — | 43 | 51 | P5 |
| PG1 | 97 | PG1 AD17 eMIOS17 SIN_C | GPIO EBI Muxed Address/Data eMIOS Channel DSPI_C Serial In | I/O I/O I/O I | V _{DDE2} | MH | — | — | 42 | 50 | T4 |
| PG2 | 98 | PG2 AD18 eMIOS18 SOUT_C | GPIO EBI Muxed Address/Data eMIOS Channel DSPI_C Serial Out | I/O I/O I/O O | V _{DDE2} | MH | — | — | 41 | 49 | R4 |
| PG3 | 99 | PG3 AD19 eMIOS19 SCK_C | GPIO EBI Muxed Address/Data eMIOS Channel DSPI_C Serial Clock | I/O I/O I/O I/O | V _{DDE2} | MH | — | — | 40 | 48 | P4 |
| PG4 | 100 | PG4 AD20 eMIOS20 PCS_C0 | GPIO EBI Muxed Address/Data eMIOS Channel DSPI_C Peripheral Chip Select | I/O I/O I/O I/O | V _{DDE2} | MH | — | — | 39 | 47 | T3 |
| PG5 | 101 | PG5 AD21 eMIOS21 | GPIO EBI Muxed Address/Data eMIOS Channel | I/O I/O I/O | V _{DDE2} | MH | — | — | 38 | 46 | R3 |
| PG6 | 102 | PG6 AD22 eMIOS22 | GPIO EBI Muxed Address/Data eMIOS Channel | I/O I/O I/O | V _{DDE2} | MH | — | — | 37 | 45 | T2 |
| PG7 | 103 | PG7 AD23 eMIOS23 RXD_C | GPIO EBI Muxed Address/Data eMIOS Channel SCI_C Receive | I/O I/O I/O I | V _{DDE2} | MH | — | — | 36 | 44 | R1 |
| PG8 | 104 | PG8 AD24 PCS_A4 | GPIO EBI Muxed Address/Data DSPI_A Peripheral Chip Select | I/O I/O O | V _{DDE2} | MH | — | — | 35 | 43 | P2 |

Pin Assignments and Reset States

Table 1. MPC5510 Signal Properties (continued)

| Pin Name | GPIO (PCR) Num ¹ | Supported Functions ² | Description | I/O Type | Voltage ³ | Pad ⁴ Type | Status During Reset ⁵ | Status After Reset ⁵ | Package Pin Locations | | |
|--------------------|-----------------------------|----------------------------------|---|----------------------|----------------------|-----------------------|----------------------------------|---------------------------------|-----------------------|-----|-----|
| | | | | | | | | | 144 | 176 | 208 |
| PG9 | 105 | PG9 AD25 PCS_A3 TXD_C | GPIO EBI Muxed Address/Data DSPI_A Peripheral Chip Select SCI_C Transmit | I/O I/O O O | V _{DDE2} | MH | — | — | 34 | 42 | N3 |
| PG10 | 106 | PG10 AD26 PCS_A2 | GPIO EBI Muxed Address/Data DSPI_A Peripheral Chip Select | I/O I/O O | V _{DDE2} | MH | — | — | 30 | 38 | N2 |
| PG11 | 107 | PG11 AD27 PCS_A1 | GPIO EBI Muxed Address/Data DSPI_A Peripheral Chip Select | I/O I/O O | V _{DDE2} | MH | — | — | 29 | 37 | N1 |
| PG12 | 108 | PG12 AD28 PCS_A0 | GPIO EBI Muxed Address/Data DSPI_A Peripheral Chip Select | I/O I/O I/O | V _{DDE2} | MH | — | — | 28 | 36 | M4 |
| PG13 | 109 | PG13 AD29 SCK_A | GPIO EBI Muxed Address/Data DSPI_A Clock | I/O I/O I/O | V _{DDE2} | MH | — | — | 27 | 35 | M3 |
| PG14 | 110 | PG14 AD30 SOUT_A | GPIO EBI Muxed Address/Data DSPI_A Data Out | I/O I/O O | V _{DDE2} | MH | — | — | 26 | 34 | M2 |
| PG15 | 111 | PG15 AD31 SIN_A | GPIO EBI Muxed Address/Data DSPI_A Data In | I/O I/O I | V _{DDE2} | MH | — | — | 25 | 33 | M1 |
| Port H (16) | | | | | | | | | | | |
| PH0 | 112 | PH0 AN27 eMIOS20 SCL_A | GPIO eQADC Analog Input ⁷ eMIOS Channel I ² C_A Serial Clock | I/O I O I/O | V _{DDE2} | A + SH | — | — | 24 | 32 | L3 |
| PH1 | 113 | PH1 AN26 eMIOS21 SDA_A | GPIO eQADC Analog Input ⁷ eMIOS Channel I ² C_A Serial Data | I/O I O I/O | V _{DDE2} | A + SH | — | — | 23 | 31 | L2 |
| PH2 | 114 | PH2 AN25 eMIOS22 CS3 | GPIO eQADC Analog Input ⁷ eMIOS Channel EBI Chip Select | I/O I O O | V _{DDE2} | A + MH | — | — | 22 | 30 | L1 |
| PH3 | 115 | PH3 AN24 eMIOS23 CS2 | GPIO eQADC Analog Input ⁷ eMIOS Channel EBI Chip Select | I/O I O O | V _{DDE2} | A + MH | — | — | 21 | 29 | K4 |
| PH4 | 116 | PH4 AN23 TXD_E MA2 | GPIO eQADC Analog Input ⁷ SCI_E Transmit eQADC External Mux Address | I/O I O O | V _{DDE2} | A + SH | — | — | 20 | 28 | K3 |
| PH5 | 117 | PH5 AN22 RXD_E MA1 | GPIO eQADC Analog Input ⁷ SCI_E Receive eQADC External Mux Address | I/O I I O | V _{DDE2} | A + SH | — | — | 19 | 24 | J3 |

Table 1. MPC5510 Signal Properties (continued)

| Pin Name | GPIO (PCR) Num ¹ | Supported Functions ² | Description | I/O Type | Voltage ³ | Pad ⁴ Type | Status During Reset ⁵ | Status After Reset ⁵ | Package Pin Locations | | |
|-------------|-----------------------------|----------------------------------|---|--------------------|----------------------|-----------------------|----------------------------------|---------------------------------|-----------------------|-----|-----|
| | | | | | | | | | 144 | 176 | 208 |
| PH6 | 118 | PH6 AN21 TXD_F | GPIO eQADC Analog Input ⁷ SCI_F Transmit | I/O I O | V _{DDE2} | A + SH | — | — | 18 | 23 | J2 |
| PH7 | 119 | PH7 AN20 RXD_F | GPIO eQADC Analog Input ⁷ SCI_F Receive | I/O I I | V _{DDE2} | A + SH | — | — | 17 | 22 | J1 |
| PH8 | 120 | PH8 AN19 CNTX_E MA0 | GPIO eQADC Analog Input ⁷ CAN_E Transmit eQADC External Mux Address | I/O I O O | V _{DDE2} | A + SH | — | — | 14 | 17 | H1 |
| PH9 | 121 | PH9 AN18/ANT CNRX_E | GPIO eQADC Analog Input ⁷ CAN_E Receive | I/O I I | V _{DDE2} | A + SH | — | — | 13 | 14 | G2 |
| PH10 | 122 | PH10 AN17/ANS CNRX_F | GPIO eQADC Analog Input ⁷ CAN_F Receive | I/O I I | V _{DDE2} | A + SH | — | — | 12 | 12 | F4 |
| PH11 | 123 | PH11 AN16/ANR CNTX_F | GPIO eQADC Analog Input ⁷ CAN_F Transmit | I/O I O | V _{DDE2} | A + SH | — | — | 11 | 11 | F3 |
| PH12 | 124 | PH12 PCS_D5 | GPIO DSPI_D Peripheral Chip Select | I/O O | V _{DDE2} | SH | — | — | — | — | F2 |
| PH13 | 125 | PH13 | GPIO | I/O | V _{DDE2} | SH | — | — | — | — | F1 |
| PH14 | 126 | PH14 <u>WE2</u> | GPIO EBI Write Enable | I/O O | V _{DDE2} | MH | — | — | — | 53 | T5 |
| PH15 | 127 | PH15 <u>WE3</u> | GPIO EBI Write Enable | I/O O | V _{DDE2} | MH | — | — | — | 52 | R5 |
| Port J (16) | | | | | | | | | | | |
| PJ0 | 128 | PJ0 AD0 | GPIO EBI Muxed Address/Data | I/O I/O | V _{DDE3} | MH | — | — | — | — | N11 |
| PJ1 | 129 | PJ1 AD1 | GPIO EBI Muxed Address/Data | I/O I/O | V _{DDE3} | MH | — | — | — | — | P11 |
| PJ2 | 130 | PJ2 AD2 | GPIO EBI Muxed Address/Data | I/O I/O | V _{DDE3} | MH | — | — | — | — | N10 |
| PJ3 | 131 | PJ3 AD3 | GPIO EBI Muxed Address/Data | I/O I/O | V _{DDE3} | MH | — | — | — | — | R10 |
| PJ4 | 132 | PJ4 AD4 | GPIO EBI Muxed Address/Data | I/O I/O | V _{DDE3} | MH | — | — | — | 75 | P10 |
| PJ5 | 133 | PJ5 AD5 | GPIO EBI Muxed Address/Data | I/O I/O | V _{DDE3} | MH | — | — | — | 73 | T9 |
| PJ6 | 134 | PJ6 AD6 | GPIO EBI Muxed Address/Data | I/O I/O | V _{DDE3} | MH | — | — | — | 69 | P9 |
| PJ7 | 135 | PJ7 AD7 | GPIO EBI Muxed Address/Data | I/O I/O | V _{DDE3} | MH | — | — | — | 67 | R8 |

Pin Assignments and Reset States

- ³ V_{RL} is shorted to V_{SSA} in the 144LQFP and 176 LQFP packages.
- ⁴ V_{PP} requires 5V for program/erase operations, but may be 0-5V otherwise. V_{PP} should not go high or low when the device is in Sleep mode.
- ⁵ Voltage generated from internal voltage regulator and no external connection or load allowed except the required bypass capacitors.
- ⁶ V_{FLASH} is shorted to V_{DD33} in the package.

1.5 Pinout – 208 PBGA

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | | |
|---|-------------------|------------------|-----------------|-------------------|-------------------|------------------|------|-----|-------------------|-------------------|-------------------|-----|-----------------|-------------------|-------------------|--------------------|-------------------|---|
| A | V _{DD} | V _{DDE} | PA8 | V _{SSA} | PA13 | PK1 | PB12 | PB2 | PB6 | PB10 | PB15 | PC3 | PC7 | PC10 | V _{DDE1} | V _{DD} | A | |
| B | REF BYPC | V _{DD} | V _{RH} | V _{RL} | PA12 | PK0 | PB13 | PB3 | PB7 | PB11 | PC0 | PC4 | PC8 | PC11 | V _{DD} | PC12 | B | |
| C | PA7 | PA6 | V _{SS} | PA9 | PA11 | PA15 | PB0 | PB4 | PB8 | PB14 | PC1 | PC5 | PC9 | V _{SS} | PC13 | PC14 | C | |
| D | PA5 | PA4 | PA3 | V _{SS} | PA10 | PA14 | PB1 | PB5 | PB9 | V _{DDE1} | PC2 | PC6 | V _{SS} | PC15 | PD0 | PD1 | D | |
| E | PA2 | PA1 | PA0 | RESET | | | | | | | | | | V _{DDE1} | PD2 | PD3 | PD4 | E |
| F | PH13 | PH12 | PH11 | PH10 | | | | | | | | | | PD5 | PD6 | PD7 | PD9 | F |
| G | PJ15 | PH9 | PJ14 | PJ13 | | | | | | | | | | PD8 | PD10 | PD11 | V _{DDE1} | G |
| H | PH8 | PJ12 | PJ11 | V _{DDE2} | | | | | | | | | | PE7 | PD12 | PD13 | PE8 | H |
| J | PH7 | PH6 | PH5 | PJ10 | | | | | | | | | | PE9 | PD14 | PE11 | PE10 | J |
| K | PJ9 | PJ8 | PH4 | PH3 | | | | | | | | | | PE12 | PD15 | V _{DDE1} | PE0 | K |
| L | PH2 | PH1 | PH0 | V _{DDE2} | | | | | | | | | | PE13 | PE1 | PE2 | PE14 | L |
| M | PG15 | PG14 | PG13 | PG12 | | | | | | | | | | PE3 | PE15 | PE5 | V _{SSYN} | M |
| N | PG11 | PG10 | PG9 | V _{SS} | V _{DDE2} | PF15 | PF12 | PF8 | V _{DDE3} | PJ2 | PJ0 | PF0 | V _{SS} | PE4 | V _{DD33} | EXTAL | N | |
| P | V _{DDE2} | PG8 | V _{SS} | PG3 | PG0 | PF14 | PF11 | PF7 | PJ6 | PJ4 | PJ1 | PF1 | PE6 | V _{SS} | V _{PP} | XTAL | P | |
| R | PG7 | V _{DD} | PG5 | PG2 | PH15 | PF13 | PF10 | PJ7 | PF5 | PJ3 | TEST | PF2 | TDI | TCK | V _{DD} | V _{DDSYN} | R | |
| T | V _{DD} | PG6 | PG4 | PG1 | PH14 | V _{DDR} | PF9 | PF6 | PJ5 | PF4 | V _{DDE3} | PF3 | JCOMP | TDO | TMS | V _{DD} | T | |
| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | | |

208 PBGA Ball Map
(as viewed from top through the package)

| | | | |
|-----------------|-----------------|-----------------|-----------------|
| V _{SS} | V _{SS} | V _{SS} | V _{SS} |
| V _{SS} | V _{SS} | V _{SS} | V _{SS} |
| V _{SS} | V _{SS} | V _{SS} | V _{SS} |
| V _{SS} | V _{SS} | V _{SS} | V _{SS} |

Figure 4. MPC5510 Pinout – 208 PBGA

Electrical Characteristics

the component is not a constant. It depends on the construction of the application board (number of planes), the effective size of the board which cools the component, how well the component is thermally and electrically connected to the planes, and the power being dissipated by adjacent components.

Connect all the ground and power balls to the respective planes with one via per ball. Using fewer vias to connect the package to the planes reduces the thermal performance. Thinner planes also reduce the thermal performance. When the clearance between through vias leave the planes virtually disconnected, the thermal performance is also greatly reduced.

As a general rule, the value obtained on a single layer board is appropriate for the tightly packed printed circuit board. The value obtained on the board with the internal planes is usually appropriate if the application board has one oz (35 micron nominal thickness) internal planes, the components are well separated, and the overall power dissipation on the board is less than 0.02 W/cm².

The thermal performance of any component depends strongly on the power dissipation of surrounding components. In addition, the ambient temperature varies widely within the application. For many natural convection and especially closed box applications, the board temperature at the perimeter (edge) of the package is approximately the same as the local air temperature near the device. Specifying the local ambient conditions explicitly as the board temperature provides a more precise description of the local ambient conditions that determine the temperature of the device.

At a known board temperature, the junction temperature is estimated using the following equation:

$$T_J = T_B + (R_{\theta JB} \times P_D) \quad Eqn. 5$$

where:

$$T_J = \text{junction temperature } (^{\circ}\text{C}) \quad Eqn. 6$$

$$T_B = \text{board temperature at the package perimeter } (^{\circ}\text{C/W}) \quad Eqn. 7$$

$$R_{\theta JB} = \text{junction to board thermal resistance } (^{\circ}\text{C/W}) \text{ per JESD51-8} \quad Eqn. 8$$

$$P_D = \text{power dissipation in the package (W)} \quad Eqn. 9$$

When the heat loss from the package case to the air can be ignored, acceptable predictions of junction temperature can be made. The application board should be similar to the thermal test condition, with the component soldered to a board with internal planes.

Historically, the thermal resistance has frequently been expressed as the sum of a junction to case thermal resistance and a case to ambient thermal resistance:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CA} \quad Eqn. 10$$

where:

$$R_{\theta JA} = \text{junction to ambient thermal resistance } (^{\circ}\text{C/W}) \quad Eqn. 11$$

$$R_{\theta JC} = \text{junction to case thermal resistance } (^{\circ}\text{C/W}) \quad Eqn. 12$$

$$R_{\theta CA} = \text{case to ambient thermal resistance } (^{\circ}\text{C/W}) \quad Eqn. 13$$

$R_{\theta JC}$ is device related and cannot be influenced by the user. The user controls the thermal environment to change the case to ambient thermal resistance, $R_{\theta CA}$. For instance, the user can change the air flow around the device, add a heat sink, change the mounting arrangement on printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the

Electrical Characteristics

Table 6. DC Electrical Specifications (continued)

| Num | Characteristic | Symbol | Min | Max | Unit |
|-----|--|----------------------|-------------------|-------------|------|
| 21 | V_{RL} to V_{SSA} Differential Voltage | $V_{RL} - V_{SSA}$ | -100 | 100 | mV |
| 22 | V_{SS} to V_{SSA} Differential Voltage | $V_{SS} - V_{SSA}$ | -100 | 100 | mV |
| 23 | V_{SSSYN} to V_{SS} Differential Voltage | $V_{SSSYN} - V_{SS}$ | -50 | 50 | mV |
| 24 | V_{DDR} to V_{DDA} Differential Voltage | $V_{DDR} - V_{DDA}$ | -100 | 100 | mV |
| 25 | Slew rate on VDDA, VDDR, and VDDE power supply pins ⁹ | Vramp | 1 | 100 | V/ms |
| 26 | Capacitive Supply Load V_{DD} V_{DD33} V_{DDSYN} | Vload | 800 200 200 | — — — | nF |

¹ Please refer to [Section 2.2.1, “General Notes for Specifications at Maximum Junction Temperature”](#) for more details about the relation between ambient temperature T_A and device junction temperature T_J .

² M parts can't go above 66 MHz.

³ V_{PP} can drop to 0 volts during read-only operations and before entry to Sleep mode, to reduce power consumption.

⁴ V_{DDE1} , V_{DDE2} , and V_{DDE3} are separate power segments and may be powered independently with no differential voltage constraints between the power segments.

⁵ If V_{DDE1} is below V_{DDA} than the analog input limits (spec #9 (Analog (AE/A) Input Voltage) in [Table 6](#)) will be based on the V_{DDE1} voltage level.

⁶ Absolute value of current, measured at V_{IL} and V_{IH} .

⁷ Weak pull up/down inactive. Measured at $V_{DDE} = 5.25$ V. Applies to pad types: SH and MH.

⁸ Maximum leakage occurs at maximum operating temperature. Leakage current decreases by approximately one-half for each 8 to 12 °C, in the ambient temperature range of 50 to 125 °C. Applies to pad types: A and AE.

⁹ This applies to the ramp up rate from 0.3 volts to 3.0 volts.

2.5 Operating Current Specifications

Table 7. Operating Currents

| Num | Characteristic | Symbol | Typ ¹ 25C Ambient | Typ ¹ 70C Ambient | Max ¹ -40–145C Junction | Unit |
|-----------|---|-----------|---|---|--|--|
| Equations | $I_{TOTAL} = I_{DDE} + I_{PP} + I_{DDA} + I_{DDR}$ $I_{DDE} = I_{DDE1} + I_{DDE2} + I_{DDE3}$ | | | | | |
| 1 | $V_{DDE(1,2,3)}$ Current $V_{DDE(1,2,3)}$ @ 3.0V - 5.5V Static ² , or when in SLEEP or STOP Dynamic ³ | I_{DDE} | 1 Note ³ | 3 Note ³ | 30 Note ³ | μA mA |
| 2 | V_{PP} Current V_{PP} @ 0V (All modes) V_{PP} @ 5.25V SLEEP mode STOP mode RUN mode | I_{PP} | 1 15 15 1 | 1 20 20 1 | 1 30 30 25 | μA μA μA mA |
| 3 | V_{DDA} Current V_{DDA} @ 4.5V - 5.25V RUN mode ⁴ SLEEP/STOP ⁵ mode with 32KIRC SLEEP/STOP ⁵ mode with 32KOSC SLEEP/STOP ⁵ mode with 16MIRC | I_{DDA} | 5 12 12 111 | 5 16 16 165 | 10 26 28 225 | mA μA μA μA |
| 4 | V_{DDR} Current V_{DDR} @ 4.5V - 5.25V SLEEP mode with XOSC ⁶ (additional) with RTC/API (additional) each 8K RAM block (additional) STOP mode with XOSC ⁶ (additional) RUN mode (Using 16 MHz IRC) RUN mode (Maximum @ 48 MHz) ⁷ RUN mode (Maximum @ 66 MHz) ⁸ RUN mode (Maximum @ 80MHz) ⁹ | I_{DDR} | 20 500 1 0.8 170 500 30 50 105 120 | 25 600 1 7 600 600 35 75 110 130 | 360 900 3 45 1500 900 40 90 120 135 | μA μA μA μA μA μA mA mA mA mA |

¹ Typ - Nominal voltage levels and functional activity. Max - Maximum voltage levels and functional activity.

² Static state of pins is when input pins are disabled or not being toggled and driven to a valid input level, output pins are not toggling or driving against any current loads, and internal pull devices are disabled or not pulling against any current loads.

³ Dynamic current from pins is application specific and depends on active pull devices, switching outputs, output capacitive and current loads, and switching inputs. Refer to [Table 8](#) for more information.

⁴ RUN mode is a typical application with the ADC, 16MIRC, 32KIRC running.

⁵ SLEEP/STOP mode means that only the listed peripherals are on. All others are disabled.

⁶ XOSC: optionally enabled in SLEEP and STOP modes (oscillator remains running from crystal but XOSC clock output disabled).

⁷ RUN mode condition includes PLL selected as source of system clock, XOSC enabled with 40MHz crystal, all peripherals enabled, both cores running, and running a typical application using both SRAM and flash.

Electrical Characteristics

- ⁸ RUN mode condition includes PLL selected as source of system clock, XOSC enabled with 40MHz crystal; all peripheral and cores enabled and running a typical application using both SRAM and flash. Be sure to calculate the junction temperature, as the maximum current at maximum ambient temperature can exceed the maximum junction temperature.
- ⁹ RUN mode condition includes PLL selected as source of system clock, XOSC enabled with 40MHz crystal, all peripheral and cores enabled and running a typical application using both SRAM and flash. Only for 208 MAPBGA and only 120C junction or lower. Be sure to calculate the junction temperature, as the maximum current at maximum ambient temperature can exceed the maximum junction temperature

2.12 Pad AC Specifications

Table 18. Pad AC Specifications (V_{DDE} = 3.0V - 5.5V)¹

| Num | Pad Type | SRC | Out Delay ^{2, 3} (ns) | Rise/Fall ^{3, 4} (ns) | Load Drive (pF) |
|-----|-------------------------|-----|-----------------------------------|-----------------------------------|--------------------|
| 1 | Slow (SH) | 11 | 39 | 23 | 50 |
| | | | 120 | 87 | 200 |
| | | 01 | 101 | 52 | 50 |
| | | | 188 | 111 | 200 |
| | | 00 | 507 | 248 | 50 |
| | | | 597 | 312 | 200 |
| 2 | Medium (MH) | 11 | 23 | 12 | 50 |
| | | | 64 | 44 | 200 |
| | | 01 | 50 | 22 | 50 |
| | | | 90 | 50 | 200 |
| | | 00 | 261 | 123 | 50 |
| | | | 305 | 156 | 200 |
| 4 | Pull Up/Down (3.6V max) | — | — | 7500 | 50 |
| 5 | Pull Up/Down (5.5V max) | — | — | 9500 | 50 |

¹ These are worst case values that are estimated from simulation and not tested. The values in the table are simulated at V_{DDE} = 3.0V to 5.5V, T_A = TL to TH.

² This parameter is supplied for reference and is not tested. Add a maximum of one system clock to the output delay for delay with respect to system clock.

³ Delay and rise/fall are measured to 20% or 80% of the respective signal.

⁴ This parameter is guaranteed by characterization before qualification rather than 100% tested.




Figure 5. Pad Output Delay




Figure 9. JTAG Test Access Port Timing




Figure 10. JTAG JCOMP Timing

Electrical Characteristics




Figure 13. Nexus TDI, TMS, TDO Timing

2.13.7 Deserial Serial Peripheral Interface (DSPI)

Table 25. DSPI Timing¹

| Num | Characteristic | Symbol | 66 MHz | | Unit |
|-----|---|------------|--------------------------|--------------------------|----------------------|
| | | | Min | Max | |
| 1 | SCK Cycle Time ^{2,3} | t_{SCK} | 60 | — | ns |
| 2 | PCS to SCK Delay ⁴ | t_{CSC} | 20 | — | ns |
| 3 | After SCK Delay ⁵ | t_{ASC} | 20 | — | ns |
| 4 | SCK Duty Cycle | t_{SDC} | $t_{SCK}/2 - 2\text{ns}$ | $t_{SCK}/2 + 2\text{ns}$ | ns |
| 5 | Slave Access Time (SS active to SOUT driven) | t_A | — | 25 | ns |
| 6 | Slave SOUT Disable Time (SS inactive to SOUT High-Z or invalid) | t_{DIS} | — | 25 | ns |
| 7 | PCSx to PCSS time | t_{PCSC} | 4 | — | ns |
| 8 | PCSS to PCSx time | t_{PASC} | 5 | — | ns |
| 9 | Data Setup Time for Inputs Master (MTFE = 0) Slave Master (MTFE = 1, CPHA = 0) ⁶ Master (MTFE = 1, CPHA = 1) | t_{SUI} | 35 5 5 35 | — — — — | ns ns ns ns |
| 10 | Data Hold Time for Inputs Master (MTFE = 0) Slave Master (MTFE = 1, CPHA = 0) ⁶ Master (MTFE = 1, CPHA = 1) | t_{HI} | -4 10 26 -4 | — — — — | ns ns ns ns |
| 11 | Data Valid (after SCK edge) Master (MTFE = 0) Slave Master (MTFE = 1, CPHA=0) Master (MTFE = 1, CPHA=1) | t_{SUO} | — — — — | 15 35 30 15 | ns ns ns ns |
| 12 | Data Hold Time for Outputs Master (MTFE = 0) Slave Master (MTFE = 1, CPHA = 0) Master (MTFE = 1, CPHA = 1) | t_{HO} | -15 5.5 0 -15 | — — — — | ns ns ns ns |

¹ DSPI timing specified at VDDE = 3.0V to 5.5V, $T_A = TL$ to TH , and $CL = 50\text{pF}$ with SRC = 0b11.

² The minimum SCK Cycle Time restricts the baud rate selection for given system clock rate. These numbers are calculated based on two MPC55xx devices communicating over a DSPI link.

³ The actual minimum SCK Cycle Time is limited by pad performance.

⁴ The maximum value is programmable in DSPI_CTARx[PSSCK] and DSPI_CTARx[CSSCK]

⁵ The maximum value is programmable in DSPI_CTARx[PASC] and DSPI_CTARx[ASC]

⁶ This number is calculated assuming the SMPL_PT bit field in DSPI_MCR is set to 0b10.




Figure 20. DSPI Classic SPI Timing — Slave, CPHA = 0




Figure 21. DSPI Classic SPI Timing — Slave, CPHA = 1

3 Package Information

The latest package outline drawings are available on the product summary pages on our web site:
<http://www.freescale.com/powerpc>. The following table lists the package case number per device. Use these numbers in the web page's "keyword" search engine to find the latest package outline drawings.

Table 26. Package Information

| Package | Package Case Number |
|------------|---------------------|
| 144 LQFP | 98ASS23177W |
| 176 LQFP | 98ASS23479W |
| 208 MAPBGA | 98ARS23882W |

4 Product Documentation

Documentation is available from a local Freescale distributor, a Freescale sales office, the Freescale Literature Distribution Center, or through the Freescale world-wide web address at <http://www.freescale.com/powerpc>.

How to Reach Us:

Home Page:
freescale.com

Web Support:
freescale.com/support

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: <http://www.reg.net/v2/webservices/Freescale/Docs/TermsandConditions.htm>

Freescale™ and the Freescale logo are trademarks of Freescale, Inc. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. All other product or service names are the property of their respective owners.

© 2007–2014 Freescale Semiconductor, Inc.