



Welcome to **E-XFL.COM**

Understanding Embedded - CPLDs (Complex Programmable Logic Devices)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.


Applications of Embedded - CPLDs

Details	
Product Status	Obsolete
Programmable Type	In System Programmable
Delay Time tpd(1) Max	7.5 ns
Voltage Supply - Internal	2.3V ~ 2.7V
Number of Logic Elements/Blocks	2
Number of Macrocells	32
Number of Gates	-
Number of I/O	30
Operating Temperature	-40°C ~ 105°C (TJ)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lc4032b-75tn44i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Figure 2. Generic Logic Block



AND Array

The programmable AND Array consists of 36 inputs and 83 output product terms. The 36 inputs from the GRP are used to form 72 lines in the AND Array (true and complement of the inputs). Each line in the array can be connected to any of the 83 output product terms via a wired-AND. Each of the 80 logic product terms feed the logic allocator with the remaining three control product terms feeding the Shared PT Clock, Shared PT Initialization and Shared PT OE. The Shared PT Clock and Shared PT Initialization signals can optionally be inverted before being fed to the macrocells.

Every set of five product terms from the 80 logic product terms forms a product term cluster starting with PT0. There is one product term cluster for every macrocell in the GLB. Figure 3 is a graphical representation of the AND Array.


Output Routing Pool (ORP)

The Output Routing Pool allows macrocell outputs to be connected to any of several I/O cells within an I/O block. This provides greater flexibility in determining the pinout and allows design changes to occur without affecting the pinout. The output routing pool also provides a parallel capability for routing macrocell-level OE product terms. This allows the OE product term to follow the macrocell output as it is switched between I/O cells. Additionally, the output routing pool allows the macrocell output or true and complement forms of the 5-PT bypass signal to bypass the output routing multiplexers and feed the I/O cell directly. The enhanced ORP of the ispMACH 4000 family consists of the following elements:

- · Output Routing Multiplexers
- OE Routing Multiplexers
- Output Routing Pool Bypass Multiplexers

Figure 7 shows the structure of the ORP from the I/O cell perspective. This is referred to as an ORP slice. Each ORP has as many ORP slices as there are I/O cells in the corresponding I/O block.

Figure 7. ORP Slice



Output Routing Multiplexers

The details of connections between the macrocells and the I/O cells vary across devices and within a device dependent on the maximum number of I/Os available. Tables 5-9 provide the connection details.

Table 6. ORP Combinations for I/O Blocks with 8 I/Os

I/O Cell	Available Macrocells
I/O 0	M0, M1, M2, M3, M4, M5, M6, M7
I/O 1	M2, M3, M4, M5, M6, M7, M8, M9
I/O 2	M4, M5, M6, M7, M8, M9, M10, M11
I/O 3	M6, M7, M8, M9, M10, M11, M12, M13
I/O 4	M8, M9, M10, M11, M12, M13, M14, M15
I/O 5	M10, M11, M12, M13, M14, M15, M0, M1
I/O 6	M12, M13, M14, M15, M0, M1, M2, M3
I/O 7	M14, M15, M0, M1, M2, M3, M4, M5

Table 10. ORP Combinations for I/O Blocks with 12 I/Os

I/O Cell	Available Macrocells
I/O 0	M0, M1, M2, M3, M4, M5, M6, M7
I/O 1	M1, M2, M3, M4, M5, M6, M7, M8
I/O 2	M2, M3, M4, M5, M6, M7, M8, M9
I/O 3	M4, M5, M6, M7, M8, M9, M10, M11
I/O 4	M5, M6, M7, M8, M9, M10, M11, M12
I/O 5	M6, M7, M8, M9, M10, M11, M12, M13
I/O 6	M8, M9, M10, M11, M12, M13, M14, M15
I/O 7	M9, M10, M11, M12, M13, M14, M15, M0
I/O 8	M10, M11, M12, M13, M14, M15, M0, M1
I/O 9	M12, M13, M14, M15, M0, M1, M2, M3
I/O 10	M13, M14, M15, M0, M1, M2, M3, M4
I/O 11	M14, M15, M0, M1, M2, M3, M4, M5

ORP Bypass and Fast Output Multiplexers

The ORP bypass and fast-path output multiplexer is a 4:1 multiplexer and allows the 5-PT fast path to bypass the ORP and be connected directly to the pin with either the regular output or the inverted output. This multiplexer also allows the register output to bypass the ORP to achieve faster t_{CO}.


Output Enable Routing Multiplexers

The OE Routing Pool provides the corresponding local output enable (OE) product term to the I/O cell.

I/O Cell


The I/O cell contains the following programmable elements: output buffer, input buffer, OE multiplexer and bus maintenance circuitry. Figure 8 details the I/O cell.

Figure 8. I/O Cell



Each output supports a variety of output standards dependent on the V_{CCO} supplied to its I/O bank. Outputs can also be configured for open drain operation. Each input can be programmed to support a variety of standards, independent of the V_{CCO} supplied to its I/O bank. The I/O standards supported are:

Figure 10. Global OE Generation for ispMACH 4032



Zero Power/Low Power and Power Management

The ispMACH 4000 family is designed with high speed low power design techniques to offer both high speed and low power. With an advanced E² low power cell and non sense-amplifier design approach (full CMOS logic approach), the ispMACH 4000 family offers SuperFAST pin-to-pin speeds, while simultaneously delivering low standby power without needing any "turbo bits" or other power management schemes associated with a traditional sense-amplifier approach.

The zero power ispMACH 4000Z is based on the 1.8V ispMACH 4000C family. With innovative circuit design changes, the ispMACH 4000Z family is able to achieve the industry's "lowest static power".

IEEE 1149.1-Compliant Boundary Scan Testability

All ispMACH 4000 devices have boundary scan cells and are compliant to the IEEE 1149.1 standard. This allows functional testing of the circuit board on which the device is mounted through a serial scan path that can access all critical logic notes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test node data to be captured and shifted out for verification. In addition, these devices can be linked into a board-level serial scan path for more board-level testing. The test access port operates with an LVCMOS interface that corresponds to the power supply voltage.

I/O Quick Configuration

To facilitate the most efficient board test, the physical nature of the I/O cells must be set before running any continuity tests. As these tests are fast, by nature, the overhead and time that is required for configuration of the I/Os' physical nature should be minimal so that board test time is minimized. The ispMACH 4000 family of devices allows this by offering the user the ability to quickly configure the physical nature of the I/O cells. This quick configuration takes milliseconds to complete, whereas it takes seconds for the entire device to be programmed. Lattice's ispVM[®] System programming software can either perform the quick configuration through the PC parallel port, or can generate the ATE or test vectors necessary for a third-party test system.

Supply Current, ispMACH 4000V/B/C (Cont.)

Over Recommended Operating Conditions

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
		Vcc = 3.3V	_	13	_	mA
I _{CC} ⁴	Standby Power Supply Current	Vcc = 2.5V	_	13	_	mA
		Vcc = 1.8V	_	3	_	mA

- 1. $T_A = 25$ °C, frequency = 1.0 MHz.
- 2. Device configured with 16-bit counters.
- 3. $\rm I_{CC}$ varies with specific device configuration and operating frequency.
- 4. $T_A = 25^{\circ}C$

Supply Current, ispMACH 4000Z

Over Recommended Operating Conditions

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
ispMACH 4	1032ZC	,		I		.1
		Vcc = 1.8V, T _A = 25°C	_	50	_	μΑ
ICC ^{1, 2, 3, 5}	Operating Power Supply Current	Vcc = 1.9V, T _A = 70°C	_	58	_	μΑ
100	Operating Fower Supply Current	Vcc = 1.9V, T _A = 85°C	_	60	_	μΑ
		Vcc = 1.9V, T _A = 125°C	_	70	_	μΑ
		Vcc = 1.8V, T _A = 25°C	—	10	_	μΑ
ICC ^{4, 5}	Standby Power Supply Current	$Vcc = 1.9V, T_A = 70^{\circ}C$	_	13	20	μΑ
100 /	Standby Fower Supply Current	Vcc = 1.9V, T _A = 85°C	_	15	25	μΑ
		Vcc = 1.9V, T _A = 125°C	_	22	_	μΑ
ispMACH 4	1064ZC			ı		.1
		Vcc = 1.8V, T _A = 25°C	_	80	_	μΑ
ICC ^{1, 2, 3, 5}	Operating Power Supply Current	$Vcc = 1.9V, T_A = 70^{\circ}C$	_	89	_	μΑ
ICC / /-/-	Operating Power Supply Current	Vcc = 1.9V, T _A = 85°C	_	92	_	μΑ
		Vcc = 1.9V, T _A = 125°C	_	109	_	μΑ
		Vcc = 1.8V, T _A = 25°C	_	11	_	μΑ
ICC ^{4, 5}	Standby Power Supply Current	$Vcc = 1.9V, T_A = 70^{\circ}C$	_	15	25	μΑ
100 /	Standby Fower Supply Current	Vcc = 1.9V, T _A = 85°C	_	18	35	μΑ
		Vcc = 1.9V, T _A = 125°C	_	37	_	μΑ
ispMACH 4	1128ZC			I.		.1
		Vcc = 1.8V, T _A = 25°C	_	168	_	μΑ
ICC ^{1, 2, 3, 5}	Operating Power Supply Current	$Vcc = 1.9V, T_A = 70^{\circ}C$	_	190	_	μΑ
ICC / /-/-	Operating Power Supply Current	Vcc = 1.9V, T _A = 85°C	_	195	_	μΑ
		Vcc = 1.9V, T _A = 125°C	<u> </u>	212	_	μΑ
		Vcc = 1.8V, T _A = 25°C	_	12	_	μΑ
ICC ^{4, 5}	Standby Power Supply Current	$Vcc = 1.9V, T_A = 70^{\circ}C$	_	16	35	μΑ
100 "	Standby Power Supply Current	Vcc = 1.9V, T _A = 85°C	_	19	50	μΑ
		Vcc = 1.9V, T _A = 125°C	_	42	_	μΑ

Supply Current, ispMACH 4000Z (Cont.)

Over Recommended Operating Conditions

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
ispMACH 4	1256ZC	<u> </u>				<u>.I</u>
		Vcc = 1.8V, T _A = 25°C	_	341	_	μΑ
ICC ^{1, 2, 3, 5}	Operating Power Supply Current	$Vcc = 1.9V, T_A = 70^{\circ}C$	_	361	_	μΑ
	Operating Fower Supply Current	$Vcc = 1.9V, T_A = 85^{\circ}C$	_	372	_	μΑ
		Vcc = 1.9V, T _A = 125°C	_	468	_	μΑ
		Vcc = 1.8V, T _A = 25°C	_	13	_	μΑ
ICC ^{4, 5}	Standby Power Supply Current	$Vcc = 1.9V, T_A = 70^{\circ}C$	_	32	55	μΑ
100	Standby Fower Supply Current	$Vcc = 1.9V, T_A = 85^{\circ}C$	_	43	90	μΑ
		Vcc = 1.9V, T _A = 125°C	_	135	_	μΑ

^{1.} $T_A = 25$ °C, frequency = 1.0 MHz.

Device configured with 16-bit counters.
 I_{CC} varies with specific device configuration and operating frequency.

^{4.} V_{CCO} = 3.6V, V_{IN} = 0V or V_{CCO} , bus maintenance turned off. V_{IN} above V_{CCO} will add transient current above the specified standby I_{CC} .

^{5.} Includes V_{CCO} current without output loading.

ispMACH 4000Z External Switching Characteristics (Cont.)

Over Recommended Operating Conditions

		-4	15	-5		-75		
Parameter	Description ^{1, 2, 3}	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{PD}	5-PT bypass combinatorial propagation delay	_	4.5	_	5.0	_	7.5	ns
t _{PD_MC}	20-PT combinatorial propagation delay through macrocell	_	5.8	_	6.0	_	8.0	ns
t _S	GLB register setup time before clock	2.9	_	3.0	_	4.5	_	ns
t _{ST}	GLB register setup time before clock with T-type register	3.1	_	3.2	_	4.7	_	ns
t _{SIR}	GLB register setup time before clock, input register path	1.3	_	1.3	_	1.4	_	ns
t _{SIRZ}	GLB register setup time before clock with zero hold	2.6	_	2.6	_	2.7	_	ns
t _H	GLB register hold time after clock	0.0	_	0.0	_	0.0	_	ns
t _{HT}	GLB register hold time after clock with T-type register	0.0	_	0.0	_	0.0	_	ns
t _{HIR}	GLB register hold time after clock, input register path	1.3	_	1.3	_	1.3	_	ns
t _{HIRZ}	GLB register hold time after clock, input register path with zero hold	0.0	_	0.0	_	0.0	_	ns
t _{CO}	GLB register clock-to-output delay	_	3.8	_	4.2	_	4.5	ns
t _R	External reset pin to output delay	_	7.5	_	7.5	_	9.0	ns
t _{RW}	External reset pulse duration	2.0	_	2.0	_	4.0	_	ns
t _{PTOE/DIS}	Input to output local product term output enable/disable	_	8.2	_	8.5	_	9.0	ns
t _{GPTOE/DIS}	Input to output global product term output enable/disable	_	10.0	_	10.0	_	10.5	ns
t _{GOE/DIS}	Global OE input to output enable/disable	_	5.5	_	6.0	_	7.0	ns
t _{CW}	Global clock width, high or low	1.8	_	2.0	_	2.8	_	ns
t _{GW}	Global gate width low (for low transparent) or high (for high transparent)	1.8	_	2.0	_	2.8	_	ns
t _{WIR}	Input register clock width, high or low	1.8	_	2.0	_	2.8	_	ns
f _{MAX} ⁴	Clock frequency with internal feedback		200	_	200	_	168	MHz
f _{MAX} (Ext.)	clock frequency with external feedback, [1 / (t _S + t _{CO})]		150	_	139		111	MHz

^{1.} Timing numbers are based on default LVCMOS 1.8 I/O buffers. Use timing adjusters provided to calculate other standards.

Timing v.2.2

^{2.} Measured using standard switching GRP loading of 1 and 1 output switching.

^{3.} Pulse widths and clock widths less than minimum will cause unknown behavior.

^{4.} Standard 16-bit counter using GRP feedback.

ispMACH 4000V/B/C Internal Timing Parameters

Over Recommended Operating Conditions

Parameter	Description	-2	2.5	-2	2.7	-	3	-3	3.5	Units
In/Out Delays	5			I.						
t _{IN}	Input Buffer Delay	_	0.60	_	0.60	_	0.70	_	0.70	ns
t _{GOE}	Global OE Pin Delay	_	2.04	_	2.54	_	3.04	_	3.54	ns
t _{GCLK_IN}	Global Clock Input Buffer Delay	_	0.78	_	1.28	_	1.28	_	1.28	ns
t _{BUF}	Delay through Output Buffer	_	0.85	_	0.85	_	0.85	_	0.85	ns
t _{EN}	Output Enable Time	_	0.96	_	0.96	_	0.96	_	0.96	ns
t _{DIS}	Output Disable Time	_	0.96	_	0.96	_	0.96	_	0.96	ns
Routing/GLB	Delays			•						
t _{ROUTE}	Delay through GRP	_	0.61	_	0.81	_	1.01	_	1.01	ns
t _{MCELL}	Macrocell Delay	—	0.45	—	0.55	—	0.55		0.65	ns
t _{INREG}	Input Buffer to Macrocell Register Delay	_	0.11	_	0.31	_	0.31	_	0.31	ns
t _{FBK}	Internal Feedback Delay	_	0.00	_	0.00		0.00		0.00	ns
t _{PDb}	5-PT Bypass Propagation Delay	_	0.44	_	0.44	_	0.44	_	0.94	ns
t _{PDi}	Macrocell Propagation Delay	_	0.64	_	0.64		0.64		0.94	ns
Register/Late	ch Delays			•						
t _S	D-Register Setup Time (Global Clock)	0.92	_	1.12	_	1.02	_	0.92	_	ns
t _{S_PT}	D-Register Setup Time (Product Term Clock)	1.42	_	1.32	_	1.32	_	1.32	_	ns
t _{ST}	T-Register Setup Time (Global Clock)	1.12	_	1.32	_	1.22	_	1.12	_	ns
t _{ST_PT}	T-Register Setup Time (Product Term Clock)	1.42	_	1.32	_	1.32	_	1.32	_	ns
t _H	D-Register Hold Time	0.88		0.68		0.98		1.08		ns
t _{HT}	T-Register Hold Time	0.88	_	0.68	_	0.98	_	1.08	_	ns
t _{SIR}	D-Input Register Setup Time (Global Clock)	0.82	_	1.37	_	1.27	_	1.27	_	ns
t _{SIR_PT}	D-Input Register Setup Time (Product Term Clock)	1.45	_	1.45	_	1.45	_	1.45	_	ns
t _{HIR}	D-Input Register Hold Time (Global Clock)	0.88	_	0.63	_	0.73	_	0.73	_	ns
t _{HIR_PT}	D-Input Register Hold Time (Product Term Clock)	0.88	_	0.63	_	0.73	_	0.73	_	ns
t _{COi}	Register Clock to Output/Feedback MUX Time	_	0.52	_	0.52	_	0.52	_	0.52	ns
t _{CES}	Clock Enable Setup Time	2.25	_	2.25	_	2.25	_	2.25	_	ns
t _{CEH}	Clock Enable Hold Time	1.88	_	1.88	_	1.88	_	1.88	_	ns
t _{SL}	Latch Setup Time (Global Clock)	0.92	_	1.12	_	1.02	_	0.92	_	ns
t _{SL_PT}	Latch Setup Time (Product Term Clock)	1.42	_	1.32	_	1.32	_	1.32	_	ns
t _{HL}	Latch Hold Time	1.17	_	1.17	_	1.17	_	1.17	_	ns
t _{GOi}	Latch Gate to Output/Feedback MUX Time	_	0.33	_	0.33	_	0.33	_	0.33	ns

ispMACH 4000V/B/C Timing Adders¹ (Cont.)

Adder	Base		-	5	-7	75	-1	10	
Туре	Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
Optional Delay	Adders								
t _{INDIO}	t _{INREG}	Input register delay	_	1.00	_	1.00	_	1.00	ns
t _{EXP}	t _{MCELL}	Product term expander delay	_	0.33	_	0.33	_	0.33	ns
t _{ORP}	_	Output routing pool delay	_	0.05	_	0.05	_	0.05	ns
t _{BLA}	t _{ROUTE}	Additional block loading adder	_	0.05	_	0.05	_	0.05	ns
t _{IOI} Input Adjust	ers								
LVTTL_in	t _{IN} , t _{GCLK_IN} , t _{GOE}	Using LVTTL standard	_	0.60	_	0.60	_	0.60	ns
LVCMOS33_in	t _{IN} , t _{GCLK_IN} , t _{GOE}	Using LVCMOS 3.3 standard		0.60	_	0.60	_	0.60	ns
LVCMOS25_in	t _{IN} , t _{GCLK_IN} , t _{GOE}	Using LVCMOS 2.5 standard	_	0.60	_	0.60	_	0.60	ns
LVCMOS18_in	t _{IN} , t _{GCLK_IN} , t _{GOE}	Using LVCMOS 1.8 standard	_	0.00	_	0.00	_	0.00	ns
PCI_in	$t_{\text{IN}}, t_{\text{GCLK_IN}}, \\ t_{\text{GOE}}$	Using PCI compatible input	_	0.60	_	0.60	_	0.60	ns
t _{IOO} Output Adju	ısters								
LVTTL_out	t_{BUF} , t_{EN} , t_{DIS}	Output configured as TTL buffer	_	0.20	_	0.20	_	0.20	ns
LVCMOS33_out	t_{BUF} , t_{EN} , t_{DIS}	Output configured as 3.3V buffer	_	0.20	_	0.20	_	0.20	ns
LVCMOS25_out	t_{BUF} , t_{EN} , t_{DIS}	Output configured as 2.5V buffer	_	0.10	_	0.10	_	0.10	ns
LVCMOS18_out	t_{BUF} , t_{EN} , t_{DIS}	Output configured as 1.8V buffer	_	0.00	_	0.00	_	0.00	ns
PCI_out	t _{BUF} , t _{EN} , t _{DIS}	Output configured as PCI compatible buffer		0.20	_	0.20	_	0.20	ns
Slow Slew	t _{BUF} , t _{EN}	Output configured for slow slew rate	_	1.00	_	1.00	_	1.00	ns

Timing v.3.2

Note: Open drain timing is the same as corresponding LVCMOS timing.

1. Refer to TN1004, ispMACH 4000 Timing Model Design and Usage Guidelines for information regarding use of these adders.

ispMACH 4000Z Timing Adders ¹

Adder	Base		-3	35	-3	37	-4	12	
Туре	Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
Optional Delay A	Adders	•							
t _{INDIO}	t _{INREG}	Input register delay	_	1.00	_	1.00	_	1.30	ns
t _{EXP}	t _{MCELL}	Product term expander delay	_	0.40	_	0.40	_	0.45	ns
t _{ORP}	_	Output routing pool delay	_	0.40	_	0.40	_	0.40	ns
t _{BLA}	t _{ROUTE}	Additional block load- ing adder	_	0.04	_	0.05	_	0.05	ns
t _{IOI} Input Adjuste	ers					•		•	•
LVTTL_in	t _{IN} , t _{GCLK_IN} , t _{GOE}	Using LVTTL standard	_	0.60	_	0.60	_	0.60	ns
LVCMOS33_in	t _{IN} , t _{GCLK_IN} , t _{GOE}	Using LVCMOS 3.3 standard	_	0.60	_	0.60	_	0.60	ns
LVCMOS25_in	t _{IN} , t _{GCLK_IN} , t _{GOE}	Using LVCMOS 2.5 standard	_	0.60	_	0.60	_	0.60	ns
LVCMOS18_in	t _{IN} , t _{GCLK_IN} , t _{GOE}	Using LVCMOS 1.8 standard	_	0.00	_	0.00	_	0.00	ns
PCI_in	t _{IN} , t _{GCLK_IN} , t _{GOE}	Using PCI compatible input	_	0.60	_	0.60	_	0.60	ns
t _{IOO} Output Adju	sters	1		I.	I.		I.		•
LVTTL_out	t _{BUF,} t _{EN,} t _{DIS}	Output configured as TTL buffer	_	0.20	_	0.20	_	0.20	ns
LVCMOS33_out	t _{BUF,} t _{EN,} t _{DIS}	Output configured as 3.3V buffer	_	0.20	_	0.20	_	0.20	ns
LVCMOS25_out	t _{BUF,} t _{EN,} t _{DIS}	Output configured as 2.5V buffer	_	0.10	_	0.10	_	0.10	ns
LVCMOS18_out	t _{BUF} , t _{EN} , t _{DIS}	Output configured as 1.8V buffer	_	0.00	_	0.00	_	0.00	ns
PCI_out	t _{BUF} , t _{EN} , t _{DIS}	Output configured as PCI compatible buffer	_	0.20	_	0.20	_	0.20	ns
Slow Slew	t _{BUF,} t _{EN}	Output configured for slow slew rate	_	1.00	_	1.00	_	1.00	ns

Timing v.2.2

Note: Open drain timing is the same as corresponding LVCMOS timing.

Tim

Refer to TN1004, <u>ispMACH 4000 Timing Model Design and Usage Guidelines</u> for information regarding the use of these adders.

Switching Test Conditions

Figure 12 shows the output test load that is used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are shown in Table 11.

Figure 12. Output Test Load, LVTTL and LVCMOS Standards




Table 11. Test Fixture Required Components

Test Condition	R ₁	R ₂	C _L ¹	Timing Ref.	V _{cco}
				LVCMOS 3.3 = 1.5V	LVCMOS 3.3 = 3.0V
LVCMOS I/O, (L -> H, H -> L)	106Ω	106Ω	35pF	LVCMOS 2.5 = V _{CCO} /2	LVCMOS 2.5 = 2.3V
				LVCMOS 1.8 = V _{CCO} /2	LVCMOS 1.8 = 1.65V
LVCMOS I/O (Z -> H)	∞	106Ω	35pF	1.5V	3.0V
LVCMOS I/O (Z -> L)	106Ω	× ×	35pF	1.5V	3.0V
LVCMOS I/O (H -> Z)	∞	106Ω	5pF	V _{OH} - 0.3	3.0V
LVCMOS I/O (L -> Z)	106Ω	× ×	5pF	V _{OL} + 0.3	3.0V

^{1.} C_L includes test fixtures and probe capacitance.

ispMACH 4032Z and 4064Z Logic Signal Connections: 56-Ball csBGA (Cont.)

		ispMACH 4032Z ispMACH 406		ispMACH 4032Z		ACH 4032Z ispMAC	
Ball Number	Bank Number	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP		
K5	0	A15	A^15	B0	B^0		
H6	0	CLK1/I	-	CLK1/I	-		
K6	1	CLK2/I	-	CLK2/I	-		
H7	1	B0	B^0	C0	C^0		
K7	1	B1	B^1	C1	C^1		
K8	1	B2	B^2	C2	C^2		
K9	1	B3	B^3	C4	C^3		
K10	1	B4	B^4	C6	C^4		
J10	-	TMS	-	TMS	-		
H8	1	B5	B^5	C8	C^5		
H10	1	B6	B^6	C10	C^6		
G10	1	B7	B^7	C11	C^7		
G8	1	GND (Bank 1)	-	GND (Bank 1)	-		
F8	1	NC ¹	-	l ¹	-		
F10	1	NC¹	-	I ¹	-		
E8	1	VCCO (Bank 1)	-	VCCO (Bank 1)	-		
E10	1	B8	B^8	D15	D^7		
D8	1	B9	B^9	D12	D^6		
D10	1	B10	B^10	D10	D^5		
C10	1	B11	B^11	D8	D^4		
B10	1	NC¹	-	l ₁	-		
A10	-	TDO	-	TDO	-		
A9	-	VCC	-	VCC	-		
C8	-	GND	-	GND	-		
A8	1	NC ¹	-	l ¹	-		
A7	1	B12	B^12	D6	D^3		
C7	1	B13	B^13	D4	D^2		
C6	1	B14	B^14	D2	D^1		
A6	1	B15/GOE1	B^15	D0/GOE1	D^0		
C5	1	CLK3/I	-	CLK3/I	-		
A5	0	CLK0/I	-	CLK0/I	-		
C4	0	A0/GOE0	A^0	A0/GOE0	A^0		
A4	0	A1	A^1	A1	A^1		
A3	0	A2	A^2	A2	A^2		
A2	0	A3	A^3	A4	A^3		
A1	0	A4	A^4	A6	A^4		

^{1.} For device migration considerations, these NC pins are input signal pins in ispMACH 4064Z devices.

ispMACH 4064V/B/C/Z, 4128V/B/C/Z, 4256V/B/C/Z Logic Signal Connections: 100-Pin TQFP (Cont.)

	Bank	ispMACH 40	64V/B/C/Z	ispMACH 41	28V/B/C/Z	ispMACH 42	256V/B/C/Z
Pin Number	Number	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP
83	1	VCCO (Bank 1)	-	VCCO (Bank 1)	-	VCCO (Bank 1)	-
84	1	D3	D^3	H6	H^3	P12	P^3
85	1	D2	D^2	H4	H^2	P10	P^2
86	1	D1	D^1	H2	H^1	P6	P^1
87	1	D0/GOE1	D^0	H0/GOE1	H^0	P2/OE1	P^0
88	1	CLK3/I	-	CLK3/I	-	CLK3/I	-
89	0	CLK0/I	-	CLK0/I	-	CLK0/I	-
90	-	VCC	-	VCC	-	VCC	-
91	0	A0/GOE0	A^0	A0/GOE0	A^0	A2/GOE0	A^0
92	0	A1	A^1	A2	A^1	A6	A^1
93	0	A2	A^2	A4	A^2	A10	A^2
94	0	A3	A^3	A6	A^3	A12	A^3
95	0	VCCO (Bank 0)	-	VCCO (Bank 0)	-	VCCO (Bank 0)	-
96	0	GND (Bank 0)	-	GND (Bank 0)	-	GND (Bank 0)	-
97	0	A4	A^4	A8	A^4	B2	B^0
98	0	A5	A^5	A10	A^5	B6	B^1
99	0	A6	A^6	A12	A^6	B10	B^2
100	0	A7	A^7	A14	A^7	B12	B^3

^{*}This pin is input only.

ispMACH 4128V/B/C Logic Signal Connections: 128-Pin TQFP

		ispMACH 41	28V/B/C
Pin Number	Bank Number	GLB/MC/Pad	ORP
1	0	GND	-
2	0	TDI	-
3	0	VCCO (Bank 0)	-
4	0	B0	B^0
5	0	B1	B^1
6	0	B2	B^2
7	0	B4	B^3
8	0	B5	B^4
9	0	B6	B^5
10	0	GND (Bank 0)	-
11	0	B8	B^6
12	0	B9	B^7
13	0	B10	B^8
14	0	B12	B^9
15	0	B13	B^10
16	0	B14	B^11
17	0	VCCO (Bank 0)	-
18	0	C14	C^11

ispMACH 4128V/B/C Logic Signal Connections: 128-Pin TQFP (Cont.)

		ispMACH 4128V/B/C				
Pin Number	Bank Number	GLB/MC/Pad	ORP			
19	0	C13	C^10			
20	0	C12	C^9			
21	0	C10	C^8			
22	0	C9	C^7			
23	0	C8	C^6			
24	0	GND (Bank 0)	-			
25	0	C6	C^5			
26	0	C5	C^4			
27	0	C4	C^3			
28	0	C2	C^2			
29	0	C0	C^0			
30	0	VCCO (Bank 0)	-			
31	0	TCK	-			
32	0	VCC	-			
33	0	GND	-			
34	0	D14	D^11			
35	0	D13	D^10			
36	0	D12	D^9			
37	0	D10	D^8			
38	0	D9	D^7			
39	0	D8	D^6			
40	0	GND (Bank 0)	-			
41	0	VCCO (Bank 0)	-			
42	0	D6	D^5			
43	0	D5	D^4			
44	0	D4	D^3			
45	0	D2	D^2			
46	0	D1	D^1			
47	0	D0	D^0			
48	0	CLK1/I	-			
49	1	GND (Bank 1)	-			
50	1	CLK2/I	-			
51	1	VCC	-			
52	1	E0	E^0			
53	1	E1	E^1			
54	1	E2	E^2			
55	1	E4	E^3			
56	1	E5	E^4			
57	1	E6	E^5			
58	1	VCCO (Bank 1)	-			
59	1	GND (Bank 1)	-			
60	1	E8	E^6			
61	1	E9	E^7			

ispMACH 4128V and 4256V Logic Signal Connections: 144-Pin TQFP (Cont.)

		ispMACH 4128V		ispMACH	4256V
Pin Number	Bank Number	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP
86	1	F12	F^9	L8	L^4
87	1	F13	F^10	L6	L^3
88	1	F14	F^11	L4	L^2
89	1	NC ²	-	J ²	-
90	1	GND (Bank 1) ¹	-	NC ¹	-
91	1	VCCO (Bank 1)	-	VCCO (Bank 1)	-
92	1	NC ²	-	²	-
93	1	G14	G^11	M2	M^1
94	1	G13	G^10	M4	M^2
95	1	G12	G^9	M6	M^3
96	1	G10	G^8	M8	M^4
97	1	G9	G^7	M10	M^5
98	1	G8	G^6	M12	M^6
99	1	GND (Bank 1)	-	GND (Bank 1)	-
100	1	G6	G^5	N2	N^1
101	1	G5	G^4	N4	N^2
102	1	G4	G^3	N6	N^3
103	1	G2	G^2	N8	N^4
104	1	G1	G^1	N10	N^5
105	1	G0	G^0	N12	N^6
106	1	VCCO (Bank 1)	-	VCCO (Bank 1)	-
107	-	TDO	-	TDO	-
108	-	VCC	-	VCC	-
109	-	GND	-	GND	-
110	1	NC ²	-	²	-
111	1	H14	H^11	012	O^6
112	1	H13	H^10	O10	O^5
113	1	H12	H^9	O8	0^4
114	1	H10	H^8	O6	O^3
115	1	H9	H^7	04	O^2
116	1	H8	H^6	02	O^1
117	1	NC ²	-	²	-
118	1	GND (Bank 1)	-	GND (Bank 1)	-
119	1	VCCO (Bank 1)	-	VCCO (Bank 1)	-
120	1	H6	H^5	P12	P^6
121	1	H5	H^4	P10	P^5
122	1	H4	H^3	P8	P^4
123	1	H2	H^2	P6	P^3
124	1	H1	H^1	P4	P^2
125	1	H0/GOE1	H^0	P2/GOE1	P^1
126	1	CLK3/I	-	CLK3/I	-
127	0	GND (Bank 0)	-	GND (Bank 0)	-
128	0	CLK0/I	-	CLK0/I	-

ispMACH 4128V and 4256V Logic Signal Connections: 144-Pin TQFP (Cont.)

		ispMAC	ispMACH 4128V		H 4256V
Pin Number	Bank Number	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP
129	-	VCC	-	VCC	-
130	0	A0/GOE0	A^0	A2/GOE0	A^1
131	0	A1	A^1	A4	A^2
132	0	A2	A^2	A6	A^3
133	0	A4	A^3	A8	A^4
134	0	A5	A^4	A10	A^5
135	0	A6	A^5	A12	A^6
136	0	VCCO (Bank 0)	-	VCCO (Bank 0)	-
137	0	GND (Bank 0)	-	GND (Bank 0)	-
138	0	A8	A^6	B2	B^1
139	0	A9	A^7	B4	B^2
140	0	A10	A^8	B6	B^3
141	0	A12	A^9	B8	B^4
142	0	A13	A^10	B10	B^5
143	0	A14	A^11	B12	B^6
144	0	NC ²	-	I ²	-

^{1.} For device migration considerations, these NC pins are GND pins for I/O banks in ispMACH 4128V devices.

ispMACH 4256V/B/C/Z, 4384V/B/C, 4512V/B/C, Logic Signal Connections: 176-Pin TQFP

	Bank	ispMACH 42	256V/B/C/Z	ispMACH 4	384V/B/C	ispMACH 4	1512V/B/C
Pin Number	Number	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP
1	-	NC	-	NC	-	NC	-
2	-	GND	-	GND	-	GND	-
3	-	TDI	-	TDI	-	TDI	-
4	0	VCCO (Bank 0)	-	VCCO (Bank 0)	-	VCCO (Bank 0)	-
5	0	C14	C^7	C14	C^7	C14	C^7
6	0	C12	C^6	C12	C^6	C12	C^6
7	0	C10	C^5	C10	C^5	C10	C^5
8	0	C8	C^4	C8	C^4	C8	C^4
9	0	C6	C^3	C6	C^3	C6	C^3
10	0	C4	C^2	C4	C^2	C4	C^2
11	0	C2	C^1	C2	C^1	C2	C^1
12	0	C0	C^0	C0	C^0	C0	C^0
13	0	GND (Bank 0)	-	GND (Bank 0)	-	GND (Bank 0)	-
14	0	D14	D^7	E14	E^7	G14	G^7
15	0	D12	D^6	E12	E^6	G12	G^6
16	0	D10	D^5	E10	E^5	G10	G^5
17	0	D8	D^4	E8	E^4	G8	G^4
18	0	D6	D^3	E6	E^3	G6	G^3

^{2.} For device migration considerations, these NC pins are input signal pins in ispMACH 4256V devices.

ispMACH 4256V/B/C, 4384V/B/C, 4512V/B/C Logic Signal Connections: 256-Ball ftBGA/fpBGA (Cont.)

Ball	I/O	ispMACH 4256 128-I/O	V/B/C	ispMACH 4256V/B/C 160-I/O		ispMACH 4384	V/B/C	ispMACH 4512	V/B/C
Number	Bank	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP
E7	0	NC	-	B1	B^1	F8	F^4	D12	D^3
A3	0	В0	B^0	B2	B^2	В0	B^0	В0	B^0
F7	0	B2	B^1	B4	B^3	B2	B^1	B2	B^1
B4	0	B4	B^2	B6	B^4	B4	B^2	B4	B^2
C5	0	B6	B^3	B8	B^5	B6	B^3	B6	B^3
A2	0	B8	B^4	B9	B^6	B8	B^4	B8	B^4
E6	0	B10	B^5	B10	B^7	B10	B^5	B10	B^5
В3	0	B12	B^6	B12	B^8	B12	B^6	B12	B^6
C4	0	B14	B^7	B14	B^9	B14	B^7	B14	B^7
D4	0	NC	-	NC	-	D10	D^5	F0	F^0
E5	0	NC	-	NC	-	D8	D^4	F2	F^1
-	-	VCC	-	VCC	-	VCC	-	VCC	-
-	-	-	-	-	-	GND	-	GND	-
-	0	-	-	-	-	GND (Bank 0)	-	GND (Bank 0)	-

Note: VCC, VCCO and GND are tied together to their respective common signal on the package substrate. See Power Supply and NC Connections table for VCC/ VCCO/GND pin definitions.

ispMACH 4000C (1.8V) Lead-Free Commercial Devices (Cont.)

Device	Part Number	Macrocells	Voltage	t _{PD}	Package	Pin/Ball Count	I/O	Grade
	LC4512C-35FTN256C	512	1.8	3.5	Lead-free ftBGA	256	208	С
	LC4512C-5FTN256C	512	1.8	5	Lead-free ftBGA	256	208	С
	LC4512C-75FTN256C	512	1.8	7.5	Lead-free ftBGA	256	208	С
	LC4512C-35FN256C ¹	512	1.8	3.5	Lead-free fpBGA	256	208	С
LC4512C	LC4512C-5FN256C1	512	1.8	5	Lead-free fpBGA	256	208	С
	LC4512C-75FN256C1	512	1.8	7.5	Lead-free fpBGA	256	208	С
	LC4512C-35TN176C	512	1.8	3.5	Lead-free TQFP	176	128	С
	LC4512C-5TN176C	512	1.8	5	Lead-free TQFP	176	128	С
	LC4512C-75TN176C	512	1.8	7.5	Lead-free TQFP	176	128	С

^{1.} Use ftBGA package. fpBGA package devices have been discontinued via PCN#14A-07.

ispMACH 4000C (1.8V) Lead-Free Industrial Devices

Device	Part Number	Macrocells	Voltage	t _{PD}	Package	Pin/Ball Count	I/O	Grade
	LC4032C-5TN48I	32	1.8	5	Lead-free TQFP	48	32	I
	LC4032C-75TN48I	32	1.8	7.5	Lead-free TQFP	48	32	I
LC4032C	LC4032C-10TN48I	32	1.8	10	Lead-free TQFP	48	32	I
L04032C	LC4032C-5TN44I	32	1.8	5	Lead-free TQFP	44	30	I
	LC4032C-75TN44I	32	1.8	7.5	Lead-free TQFP	44	30	I
	LC4032C-10TN44I	32	1.8	10	Lead-free TQFP	44	30	ı
	LC4064C-5TN100I	64	1.8	5	Lead-free TQFP	100	64	I
	LC4064C-75TN100I	64	1.8	7.5	Lead-free TQFP	100	64	I
	LC4064C-10TN100I	64	1.8	10	Lead-free TQFP	100	64	ı
	LC4064C-5TN48I	64	1.8	5	Lead-free TQFP	48	32	I
LC4064C	LC4064C-75TN48I	64	1.8	7.5	Lead-free TQFP	48	32	ı
	LC4064C-10TN48I	64	1.8	10	Lead-free TQFP	48	32	ı
	LC4064C-5TN44I	64	1.8	5	Lead-free TQFP	44	30	I
	LC4064C-75TN44I	64	1.8	5	Lead-free TQFP	44	30	I
	LC4064C-10TN44I	64	1.8	10	Lead-free TQFP	44	30	ı
	LC4128C-5TN128I	128	1.8	5	Lead-free TQFP	128	92	I
	LC4128C-75TN128I	128	1.8	7.5	Lead-free TQFP	128	92	ı
LC4128C	LC4128C-10TN128I	128	1.8	10	Lead-free TQFP	128	92	I
1200	LC4128C-5TN100I	128	1.8	5	Lead-free TQFP	100	64	I
	LC4128C-75TN100I	128	1.8	7.5	Lead-free TQFP	100	64	ı
	LC4128C-10TN100I	128	1.8	10	Lead-free TQFP	100	64	I

ispMACH 4000V (3.3V) Lead-Free Industrial Devices

Device	Part Number	Macrocells	Voltage	t _{PD}	Package	Pin/Ball Count	I/O	Grade
	LC4032V-5TN48I	32	3.3	5	Lead-free TQFP	48	32	I
	LC4032V-75TN48I	32	3.3	7.5	Lead-free TQFP	48	32	I
LC4032V	LC4032V-10TN48I	32	3.3	10	Lead-free TQFP	48	32	I
LC4032V	LC4032V-5TN44I	32	3.3	5	Lead-free TQFP	44	30	I
	LC4032V-75TN44I	32	3.3	7.5	Lead-free TQFP	44	30	I
	LC4032V-10TN44I	32	3.3	10	Lead-free TQFP	44	30	I
	LC4064V-5TN100I	64	3.3	5	Lead-free TQFP	100	64	I
	LC4064V-75TN100I	64	3.3	7.5	Lead-free TQFP	100	64	I
	LC4064V-10TN100I	64	3.3	10	Lead-free TQFP	100	64	I
	LC4064V-5TN48I	64	3.3	5	Lead-free TQFP	48	32	I
LC4064V	LC4064V-75TN48I	64	3.3	7.5	Lead-free TQFP	48	32	I
	LC4064V-10TN48I	64	3.3	10	Lead-free TQFP	48	32	I
	LC4064V-5TN44I	64	3.3	5	Lead-free TQFP	44	30	I
	LC4064V-75TN44I	64	3.3	7.5	Lead-free TQFP	44	30	I
	LC4064V-10TN44I	64	3.3	10	Lead-free TQFP	44	30	I
	LC4128V-5TN144I	128	3.3	5	Lead-free TQFP	144	96	I
	LC4128V-75TN144I	128	3.3	7.5	Lead-free TQFP	144	96	I
	LC4128V-10TN144I	128	3.3	10	Lead-free TQFP	144	96	I
	LC4128V-5TN128I	128	3.3	5	Lead-free TQFP	128	92	I
LC4128V	LC4128V-75TN128I	128	3.3	7.5	Lead-free TQFP	128	92	I
	LC4128V-10TN128I	128	3.3	10	Lead-free TQFP	128	92	I
	LC4128V-5TN100I	128	3.3	5	Lead-free TQFP	100	64	I
	LC4128V-75TN100I	128	3.3	7.5	Lead-free TQFP	100	64	I
	LC4128V-10TN100I	128	3.3	10	Lead-free TQFP	100	64	I

Revision History (Cont.)

Date	Version	Change Summary
January 2004	20z	ispMACH 4000Z data sheet status changed from preliminary to final. Documents production release of the ispMACH 4256Z device.
		Added new feature - ispMACH 4000Z supports operation down to 1.6V.
		Added lead-free packaging ordering part numbers for the ispMACH 4000Z/C/V devices.
April 2004	21z	Updated I $_{PU}$ (I/O Weak Pull-up Resistor Current) max. specification for the ispMACH 4000V/B/C; -150 μ A to -200 μ A.
November 2004	22z	Added User Electronic Signature section.
		Added ispMACH 4000B (2.5V) Lead-Free Ordering Part Numbers.
December 2004	22z.1	Updated Further Information section.
February 2006	22z.2	Clarification to ispMACH 4000Z Input Leakage (I _{IH}) specification.
March 2007	22.3	Updated ispMACH 4000 Introduction section.
		Updated Signal Descriptions table.
June 2007	22.4	Updated Features bullets to include reference to "LA" automotive data sheet under the "Broad Device Offering" bullet.
		Added footnote 1 to Part Number Description to reference the "LA" automotive data sheet.
		Changed device temperature references from 'Automotive' to "Extended Temperature" for non-AEC-Q100 qualified devices.
November 2007	23.0	Added 256-ftBGA package Ordering Part Number information per PCN#14A-07.
May 2009	23.1	Correction to $t_{\rm CW}$, $t_{\rm GW}$, $t_{\rm WIR}$ and $f_{\rm MAX}$ parameters in ispMACH 4000Z External Switching Characteristics table.
		Correction to t_{CW} , t_{GW} , t_{WIR} and f_{MAX} parameters in ispMACH 4000V/B/C External Switching Characteristics table.