

Welcome to [E-XFL.COM](#)

Understanding Embedded - CPLDs (Complex Programmable Logic Devices)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details

| | |
|---------------------------------|---|
| Product Status | Obsolete |
| Programmable Type | In System Programmable |
| Delay Time tpd(1) Max | 2.5 ns |
| Voltage Supply - Internal | 1.65V ~ 1.95V |
| Number of Logic Elements/Blocks | 2 |
| Number of Macrocells | 32 |
| Number of Gates | - |
| Number of I/O | 32 |
| Operating Temperature | 0°C ~ 90°C (TJ) |
| Mounting Type | Surface Mount |
| Package / Case | 48-LQFP |
| Supplier Device Package | 48-TQFP (7x7) |
| Purchase URL | https://www.e-xfl.com/product-detail/lattice-semiconductor/lc4032c-25t48c |


Table 5. Product Term Expansion Capability

| Expansion Chains | Macrocells Associated with Expansion Chain (with Wrap Around) | Max PT/Macrocell |
|------------------|---|------------------|
| Chain-0 | M0 M4 M8 M12 M0 | 75 |
| Chain-1 | M1 M5 M9 M13 M1 | 80 |
| Chain-2 | M2 M6 M10 M14 M2 | 75 |
| Chain-3 | M3 M7 M11 M15 M3 | 70 |

Every time the super cluster allocator is used, there is an incremental delay of t_{EXP} . When the super cluster allocator is used, all destinations other than the one being steered to, are given the value of ground (i.e., if the super cluster is steered to M (n+4), then M (n) is ground).

Macrocell

The 16 macrocells in the GLB are driven by the 16 outputs from the logic allocator. Each macrocell contains a programmable XOR gate, a programmable register/latch, along with routing for the logic and control functions. Figure 5 shows a graphical representation of the macrocell. The macrocells feed the ORP and GRP. A direct input from the I/O cell allows designers to use the macrocell to construct high-speed input registers. A programmable delay in this path allows designers to choose between the fastest possible set-up time and zero hold time.

Figure 5. Macrocell

Enhanced Clock Multiplexer

The clock input to the flip-flop can select any of the four block clocks along with the shared PT clock, and true and complement forms of the optional individual term clock. An 8:1 multiplexer structure is used to select the clock. The eight sources for the clock multiplexer are as follows:

- Block CLK0
- Block CLK1


Output Routing Pool (ORP)

The Output Routing Pool allows macrocell outputs to be connected to any of several I/O cells within an I/O block. This provides greater flexibility in determining the pinout and allows design changes to occur without affecting the pinout. The output routing pool also provides a parallel capability for routing macrocell-level OE product terms. This allows the OE product term to follow the macrocell output as it is switched between I/O cells. Additionally, the output routing pool allows the macrocell output or true and complement forms of the 5-PT bypass signal to bypass the output routing multiplexers and feed the I/O cell directly. The enhanced ORP of the ispMACH 4000 family consists of the following elements:

- Output Routing Multiplexers
- OE Routing Multiplexers
- Output Routing Pool Bypass Multiplexers

Figure 7 shows the structure of the ORP from the I/O cell perspective. This is referred to as an ORP slice. Each ORP has as many ORP slices as there are I/O cells in the corresponding I/O block.

Figure 7. ORP Slice



Output Routing Multiplexers

The details of connections between the macrocells and the I/O cells vary across devices and within a device dependent on the maximum number of I/Os available. Tables 5-9 provide the connection details.

Table 6. ORP Combinations for I/O Blocks with 8 I/Os

| I/O Cell | Available Macrocells |
|----------|--------------------------------------|
| I/O 0 | M0, M1, M2, M3, M4, M5, M6, M7 |
| I/O 1 | M2, M3, M4, M5, M6, M7, M8, M9 |
| I/O 2 | M4, M5, M6, M7, M8, M9, M10, M11 |
| I/O 3 | M6, M7, M8, M9, M10, M11, M12, M13 |
| I/O 4 | M8, M9, M10, M11, M12, M13, M14, M15 |
| I/O 5 | M10, M11, M12, M13, M14, M15, M0, M1 |
| I/O 6 | M12, M13, M14, M15, M0, M1, M2, M3 |
| I/O 7 | M14, M15, M0, M1, M2, M3, M4, M5 |

Table 10. ORP Combinations for I/O Blocks with 12 I/Os

| I/O Cell | Available Macrocells |
|----------|--------------------------------------|
| I/O 0 | M0, M1, M2, M3, M4, M5, M6, M7 |
| I/O 1 | M1, M2, M3, M4, M5, M6, M7, M8 |
| I/O 2 | M2, M3, M4, M5, M6, M7, M8, M9 |
| I/O 3 | M4, M5, M6, M7, M8, M9, M10, M11 |
| I/O 4 | M5, M6, M7, M8, M9, M10, M11, M12 |
| I/O 5 | M6, M7, M8, M9, M10, M11, M12, M13 |
| I/O 6 | M8, M9, M10, M11, M12, M13, M14, M15 |
| I/O 7 | M9, M10, M11, M12, M13, M14, M15, M0 |
| I/O 8 | M10, M11, M12, M13, M14, M15, M0, M1 |
| I/O 9 | M12, M13, M14, M15, M0, M1, M2, M3 |
| I/O 10 | M13, M14, M15, M0, M1, M2, M3, M4 |
| I/O 11 | M14, M15, M0, M1, M2, M3, M4, M5 |

ORP Bypass and Fast Output Multiplexers


The ORP bypass and fast-path output multiplexer is a 4:1 multiplexer and allows the 5-PT fast path to bypass the ORP and be connected directly to the pin with either the regular output or the inverted output. This multiplexer also allows the register output to bypass the ORP to achieve faster t_{CO} .

Output Enable Routing Multiplexers

The OE Routing Pool provides the corresponding local output enable (OE) product term to the I/O cell.

I/O Cell

The I/O cell contains the following programmable elements: output buffer, input buffer, OE multiplexer and bus maintenance circuitry. Figure 8 details the I/O cell.

Figure 8. I/O Cell

Each output supports a variety of output standards dependent on the V_{CCO} supplied to its I/O bank. Outputs can also be configured for open drain operation. Each input can be programmed to support a variety of standards, independent of the V_{CCO} supplied to its I/O bank. The I/O standards supported are:

IEEE 1532-Compliant In-System Programming

Programming devices in-system provides a number of significant benefits including: rapid prototyping, lower inventory levels, higher quality and the ability to make in-field modifications. All ispMACH 4000 devices provide In-System Programming (ISP™) capability through the Boundary Scan Test Access Port. This capability has been implemented in a manner that ensures that the port remains complaint to the IEEE 1149.1 standard. By using IEEE 1149.1 as the communication interface through which ISP is achieved, users get the benefit of a standard, well-defined interface. All ispMACH 4000 devices are also compliant with the IEEE 1532 standard.

The ispMACH 4000 devices can be programmed across the commercial temperature and voltage range. The PC-based Lattice software facilitates in-system programming of ispMACH 4000 devices. The software takes the JEDEC file output produced by the design implementation software, along with information about the scan chain, and creates a set of vectors used to drive the scan chain. The software can use these vectors to drive a scan chain via the parallel port of a PC. Alternatively, the software can output files in formats understood by common automated test equipment. This equipment can then be used to program ispMACH 4000 devices during the testing of a circuit board.

User Electronic Signature

The User Electronic Signature (UES) allows the designer to include identification bits or serial numbers inside the device, stored in E²CMOS memory. The ispMACH 4000 device contains 32 UES bits that can be configured by the user to store unique data such as ID codes, revision numbers or inventory control codes.

Security Bit

A programmable security bit is provided on the ispMACH 4000 devices as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, this bit defeats readback of the programmed pattern by a device programmer, securing proprietary designs from competitors. Programming and verification are also defeated by the security bit. The bit can only be reset by erasing the entire device.

Hot Socketing

The ispMACH 4000 devices are well-suited for applications that require hot socketing capability. Hot socketing a device requires that the device, during power-up and down, can tolerate active signals on the I/Os and inputs without being damaged. Additionally, it requires that the effects of I/O pin loading be minimal on active signals. The ispMACH 4000 devices provide this capability for input voltages in the range 0V to 3.0V.

Density Migration

The ispMACH 4000 family has been designed to ensure that different density devices in the same package have the same pin-out. Furthermore, the architecture ensures a high success rate when performing design migration from lower density parts to higher density parts. In many cases, it is possible to shift a lower utilization design targeted for a high density device to a lower density device. However, the exact details of the final resource utilization will impact the likely success in each case.

Supply Current, ispMACH 4000Z (Cont.)

Over Recommended Operating Conditions

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
|---------------------------|--------------------------------|------------------------|------|------|------|-------|
| ispMACH 4256ZC | | | | | | |
| ICC ^{1, 2, 3, 5} | Operating Power Supply Current | Vcc = 1.8V, TA = 25°C | — | 341 | — | µA |
| | | Vcc = 1.9V, TA = 70°C | — | 361 | — | µA |
| | | Vcc = 1.9V, TA = 85°C | — | 372 | — | µA |
| | | Vcc = 1.9V, TA = 125°C | — | 468 | — | µA |
| ICC ^{4, 5} | Standby Power Supply Current | Vcc = 1.8V, TA = 25°C | — | 13 | — | µA |
| | | Vcc = 1.9V, TA = 70°C | — | 32 | 55 | µA |
| | | Vcc = 1.9V, TA = 85°C | — | 43 | 90 | µA |
| | | Vcc = 1.9V, TA = 125°C | — | 135 | — | µA |

1. TA = 25°C, frequency = 1.0 MHz.

2. Device configured with 16-bit counters.

3. ICC varies with specific device configuration and operating frequency.

4. VCCO = 3.6V, VIN = 0V or VCCO, bus maintenance turned off. VIN above VCCO will add transient current above the specified standby ICC.

5. Includes VCCO current without output loading.

I/O DC Electrical Characteristics

Over Recommended Operating Conditions

| Standard | V _{IL} | | V _{IH} | | V _{OL} Max (V) | V _{OH} Min (V) | I _{OL} ¹ (mA) | I _{OH} ¹ (mA) |
|--------------------------|-----------------|-------------------------------------|-------------------------------------|---------|----------------------------|----------------------------|--------------------------------------|--------------------------------------|
| | Min (V) | Max (V) | Min (V) | Max (V) | | | | |
| LV TTL | -0.3 | 0.80 | 2.0 | 5.5 | 0.40 | V _{CCO} - 0.40 | 8.0 | -4.0 |
| | | | | | 0.20 | V _{CCO} - 0.20 | 0.1 | -0.1 |
| LV CMOS 3.3 | -0.3 | 0.80 | 2.0 | 5.5 | 0.40 | V _{CCO} - 0.40 | 8.0 | -4.0 |
| | | | | | 0.20 | V _{CCO} - 0.20 | 0.1 | -0.1 |
| LV CMOS 2.5 | -0.3 | 0.70 | 1.70 | 3.6 | 0.40 | V _{CCO} - 0.40 | 8.0 | -4.0 |
| | | | | | 0.20 | V _{CCO} - 0.20 | 0.1 | -0.1 |
| LV CMOS 1.8 (4000V/B) | -0.3 | 0.63 | 1.17 | 3.6 | 0.40 | V _{CCO} - 0.45 | 2.0 | -2.0 |
| | | | | | 0.20 | V _{CCO} - 0.20 | 0.1 | -0.1 |
| LV CMOS 1.8 (4000C/Z) | -0.3 | 0.35 * V _{CC} | 0.65 * V _{CC} | 3.6 | 0.40 | V _{CCO} - 0.45 | 2.0 | -2.0 |
| | | | | | 0.20 | V _{CCO} - 0.20 | 0.1 | -0.1 |
| PCI 3.3 (4000V/B) | -0.3 | 1.08 | 1.5 | 5.5 | 0.1 V _{CCO} | 0.9 V _{CCO} | 1.5 | -0.5 |
| PCI 3.3 (4000C/Z) | -0.3 | 0.3 * 3.3 * (V _{CC} / 1.8) | 0.5 * 3.3 * (V _{CC} / 1.8) | 5.5 | 0.1 V _{CCO} | 0.9 V _{CCO} | 1.5 | -0.5 |

1. The average DC current drawn by I/Os between adjacent bank GND connections, or between the last GND in an I/O bank and the end of the I/O bank, as shown in the logic signals connection table, shall not exceed $n \cdot 8\text{mA}$. Where n is the number of I/Os between bank GND connections or between the last GND in a bank and the end of a bank.

ispMACH 4000Z Internal Timing Parameters

Over Recommended Operating Conditions

| Parameter | Description | -35 | | -37 | | -42 | | Units |
|------------------------------|--|------|------|------|------|------|------|-------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | |
| In/Out Delays | | | | | | | | |
| t_{IN} | Input Buffer Delay | — | 0.75 | — | 0.80 | — | 0.75 | ns |
| t_{GOE} | Global OE Pin Delay | — | 2.25 | — | 2.25 | — | 2.30 | ns |
| t_{GCLK_IN} | Global Clock Input Buffer Delay | — | 1.60 | — | 1.60 | — | 1.95 | ns |
| t_{BUF} | Delay through Output Buffer | — | 0.75 | — | 0.90 | — | 0.90 | ns |
| t_{EN} | Output Enable Time | — | 2.25 | — | 2.25 | — | 2.50 | ns |
| t_{DIS} | Output Disable Time | — | 1.35 | — | 1.35 | — | 2.50 | ns |
| Routing/GLB Delays | | | | | | | | |
| t_{ROUTE} | Delay through GRP | — | 1.60 | — | 1.60 | — | 2.15 | ns |
| t_{MCELL} | Macrocell Delay | — | 0.65 | — | 0.75 | — | 0.85 | ns |
| t_{INREG} | Input Buffer to Macrocell Register Delay | — | 0.91 | — | 1.00 | — | 1.00 | ns |
| t_{FBK} | Internal Feedback Delay | — | 0.05 | — | 0.00 | — | 0.00 | ns |
| t_{PDb} | 5-PT Bypass Propagation Delay | — | 0.40 | — | 0.40 | — | 0.40 | ns |
| t_{PDi} | Macrocell Propagation Delay | — | 0.25 | — | 0.25 | — | 0.65 | ns |
| Register/Latch Delays | | | | | | | | |
| t_S | D-Register Setup Time (Global Clock) | 0.80 | — | 0.95 | — | 0.90 | — | ns |
| t_{S_PT} | D-Register Setup Time (Product Term Clock) | 1.35 | — | 1.95 | — | 1.90 | — | ns |
| t_{ST} | T-Register Setup Time (Global Clock) | 1.00 | — | 1.15 | — | 1.10 | — | ns |
| t_{ST_PT} | T-register Setup Time (Product Term Clock) | 1.55 | — | 1.75 | — | 2.10 | — | ns |
| t_H | D-Register Hold Time | 1.40 | — | 1.55 | — | 1.80 | — | ns |
| t_{HT} | T-Resister Hold Time | 1.40 | — | 1.55 | — | 1.80 | — | ns |
| t_{SIR} | D-Input Register Setup Time (Global Clock) | 0.94 | — | 0.90 | — | 1.50 | — | ns |
| t_{SIR_PT} | D-Input Register Setup Time (Product Term Clock) | 1.45 | — | 1.45 | — | 1.45 | — | ns |
| t_{HIR} | D-Input Register Hold Time (Global Clock) | 1.06 | — | 1.20 | — | 1.10 | — | ns |
| t_{HIR_PT} | D-Input Register Hold Time (Product Term Clock) | 0.88 | — | 1.00 | — | 1.00 | — | ns |
| t_{COi} | Register Clock to Output/Feedback MUX Time | — | 0.65 | — | 0.70 | — | 0.65 | ns |
| t_{CES} | Clock Enable Setup Time | 1.00 | — | 2.00 | — | 2.00 | — | ns |
| t_{CEH} | Clock Enable Hold Time | 0.00 | — | 0.00 | — | 0.00 | — | ns |
| t_{SL} | Latch Setup Time (Global Clock) | 0.80 | — | 0.95 | — | 0.90 | — | ns |
| t_{SL_PT} | Latch Setup Time (Product Term Clock) | 1.55 | — | 1.95 | — | 1.90 | — | ns |
| t_{HL} | Latch Hold Time | 1.40 | — | 1.80 | — | 1.80 | — | ns |
| t_{GOi} | Latch Gate to Output/Feedback MUX Time | — | 0.40 | — | 0.33 | — | 0.33 | ns |
| t_{PDLi} | Propagation Delay through Transparent Latch to Output/Feedback MUX | — | 0.30 | — | 0.25 | — | 0.25 | ns |
| t_{SRi} | Asynchronous Reset or Set to Output/Feedback MUX Delay | — | 0.28 | — | 0.28 | — | 1.27 | ns |
| t_{SRR} | Asynchronous Reset or Set Recovery Delay | — | 2.00 | — | 1.67 | — | 1.80 | ns |
| Control Delays | | | | | | | | |
| t_{BCLK} | GLB PT Clock Delay | — | 1.30 | — | 1.50 | — | 1.55 | ns |
| t_{PTCLK} | Macrocell PT Clock Delay | — | 1.50 | — | 1.70 | — | 1.55 | ns |
| t_{BSR} | GLB PT Set/Reset Delay | — | 1.10 | — | 1.83 | — | 1.83 | ns |
| t_{PTSR} | Macrocell PT Set/Reset Delay | — | 1.22 | — | 2.02 | — | 1.83 | ns |

ispMACH 4000Z Internal Timing Parameters (Cont.)

Over Recommended Operating Conditions

| Parameter | Description | -35 | | -37 | | -42 | | Units |
|-------------|-----------------------|------|------|------|------|------|------|-------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | |
| t_{GPTOE} | Global PT OE Delay | — | 1.9 | — | 2.35 | — | 2.60 | ns |
| t_{PTOE} | Macrocell PT OE Delay | — | 2.4 | — | 3.35 | — | 2.60 | ns |

Note: Internal Timing Parameters are not tested and are for reference only. Refer to the timing model in this data sheet for further details.

Timing v.2.2

Boundary Scan Waveforms and Timing Specifications

| Symbol | Parameter | Min. | Max. | Units |
|--------------|--|------|------|-------|
| t_{BTCP} | TCK [BSCAN test] clock cycle | 40 | — | ns |
| t_{BTCH} | TCK [BSCAN test] pulse width high | 20 | — | ns |
| t_{BTCL} | TCK [BSCAN test] pulse width low | 20 | — | ns |
| t_{BTSU} | TCK [BSCAN test] setup time | 8 | — | ns |
| t_{BTH} | TCK [BSCAN test] hold time | 10 | — | ns |
| t_{BRF} | TCK [BSCAN test] rise and fall time | 50 | — | mV/ns |
| t_{BTCO} | TAP controller falling edge of clock to valid output | — | 10 | ns |
| t_{BTOZ} | TAP controller falling edge of clock to data output disable | — | 10 | ns |
| t_{BTVO} | TAP controller falling edge of clock to data output enable | — | 10 | ns |
| t_{BTCPSU} | BSCAN test Capture register setup time | 8 | — | ns |
| t_{TCPH} | BSCAN test Capture register hold time | 10 | — | ns |
| t_{BTUCO} | BSCAN test Update reg, falling edge of clock to valid output | — | 25 | ns |
| t_{BTUOZ} | BSCAN test Update reg, falling edge of clock to output disable | — | 25 | ns |
| t_{BTUOV} | BSCAN test Update reg, falling edge of clock to output enable | — | 25 | ns |

ispMACH 4032Z and 4064Z Logic Signal Connections: 56-Ball csBGA (Cont.)

| Ball Number | Bank Number | ispMACH 4032Z | | ispMACH 4064Z | |
|-------------|-------------|-----------------|------|----------------|-----|
| | | GLB/MC/Pad | ORP | GLB/MC/Pad | ORP |
| K5 | 0 | A15 | A^15 | B0 | B^0 |
| H6 | 0 | CLK1/I | - | CLK1/I | - |
| K6 | 1 | CLK2/I | - | CLK2/I | - |
| H7 | 1 | B0 | B^0 | C0 | C^0 |
| K7 | 1 | B1 | B^1 | C1 | C^1 |
| K8 | 1 | B2 | B^2 | C2 | C^2 |
| K9 | 1 | B3 | B^3 | C4 | C^3 |
| K10 | 1 | B4 | B^4 | C6 | C^4 |
| J10 | - | TMS | - | TMS | - |
| H8 | 1 | B5 | B^5 | C8 | C^5 |
| H10 | 1 | B6 | B^6 | C10 | C^6 |
| G10 | 1 | B7 | B^7 | C11 | C^7 |
| G8 | 1 | GND (Bank 1) | - | GND (Bank 1) | - |
| F8 | 1 | NC ¹ | - | I ¹ | - |
| F10 | 1 | NC ¹ | - | I ¹ | - |
| E8 | 1 | VCCO (Bank 1) | - | VCCO (Bank 1) | - |
| E10 | 1 | B8 | B^8 | D15 | D^7 |
| D8 | 1 | B9 | B^9 | D12 | D^6 |
| D10 | 1 | B10 | B^10 | D10 | D^5 |
| C10 | 1 | B11 | B^11 | D8 | D^4 |
| B10 | 1 | NC ¹ | - | I ¹ | - |
| A10 | - | TDO | - | TDO | - |
| A9 | - | VCC | - | VCC | - |
| C8 | - | GND | - | GND | - |
| A8 | 1 | NC ¹ | - | I ¹ | - |
| A7 | 1 | B12 | B^12 | D6 | D^3 |
| C7 | 1 | B13 | B^13 | D4 | D^2 |
| C6 | 1 | B14 | B^14 | D2 | D^1 |
| A6 | 1 | B15/GOE1 | B^15 | D0/GOE1 | D^0 |
| C5 | 1 | CLK3/I | - | CLK3/I | - |
| A5 | 0 | CLK0/I | - | CLK0/I | - |
| C4 | 0 | A0/GOE0 | A^0 | A0/GOE0 | A^0 |
| A4 | 0 | A1 | A^1 | A1 | A^1 |
| A3 | 0 | A2 | A^2 | A2 | A^2 |
| A2 | 0 | A3 | A^3 | A4 | A^3 |
| A1 | 0 | A4 | A^4 | A6 | A^4 |

1. For device migration considerations, these NC pins are input signal pins in ispMACH 4064Z devices.

**ispMACH 4064Z, 4128Z and 4256Z Logic Signal Connections:
132-Ball csBGA (Cont.)**

| Ball Number | Bank Number | ispMACH 4064Z | | ispMACH 4128Z | | ispMACH 4256Z | |
|-------------|-------------|-----------------|------|-----------------|------|----------------|-----|
| | | GLB/MC/Pad | ORP | GLB/MC/Pad | ORP | GLB/MC/Pad | ORP |
| D13 | 1 | D10 | D^10 | G4 | G^3 | N6 | N^3 |
| D14 | 1 | D9 | D^9 | G2 | G^2 | N8 | N^4 |
| D12 | 1 | D8 | D^8 | G1 | G^1 | N10 | N^5 |
| C14 | 1 | I | - | G0 | G^0 | N12 | N^6 |
| C13 | 1 | NC | - | VCCO (Bank 1) | - | VCCO (Bank 1) | - |
| B14 | - | TDO | - | TDO | - | TDO | - |
| A14 | - | VCC | - | VCC | - | VCC | - |
| A13 | - | GND | - | GND | - | GND | - |
| B13 | 1 | NC | - | H14 | H^11 | O12 | O^6 |
| A12 | 1 | I | - | H13 | H^10 | O10 | O^5 |
| C12 | 1 | D7 | D^7 | H12 | H^9 | O8 | O^4 |
| B12 | 1 | D6 | D^6 | H10 | H^8 | O6 | O^3 |
| A11 | 1 | D5 | D^5 | H9 | H^7 | O4 | O^2 |
| C11 | 1 | D4 | D^4 | H8 | H^6 | O2 | O^1 |
| B11 | 1 | GND (Bank 1) | - | GND (Bank 1) | - | GND (Bank 1) | - |
| A10 | 1 | VCCO (Bank 1) | - | VCCO (Bank 1) | - | VCCO (Bank 1) | - |
| B10 | 1 | NC | - | H6 | H^5 | P12 | P^6 |
| C10 | 1 | NC | - | H5 | H^4 | P10 | P^5 |
| B9 | 1 | D3 | D^3 | H4 | H^3 | P8 | P^4 |
| A9 | 1 | D2 | D^2 | H2 | H^2 | P6 | P^3 |
| C9 | 1 | D1 | D^1 | H1 | H^1 | P4 | P^2 |
| A8 | 1 | D0/GOE1 | D^0 | H0/GOE1 | H^0 | P2/GOE1 | P^1 |
| B8 | 1 | CLK3/I | - | CLK3/I | - | CLK3/I | - |
| C8 | 0 | CLK0/I | - | CLK0/I | - | CLK0/I | - |
| B7 | - | VCC | - | VCC | - | VCC | - |
| A7 | 0 | NC ¹ | - | NC ¹ | - | I ¹ | - |
| C7 | 0 | A0/GOE0 | A^0 | A0/GOE0 | A^0 | A2/GOE0 | A^1 |
| A6 | 0 | A1 | A^1 | A1 | A^1 | A4 | A^2 |
| B6 | 0 | A2 | A^2 | A2 | A^2 | A6 | A^3 |
| C6 | 0 | A3 | A^3 | A4 | A^3 | A8 | A^4 |
| B5 | 0 | NC | - | A5 | A^4 | A10 | A^5 |
| A5 | 0 | NC | - | A6 | A^5 | A12 | A^6 |
| C5 | 0 | VCCO (Bank 0) | - | VCCO (Bank 0) | - | VCCO (Bank 0) | - |
| B4 | 0 | GND (Bank 0) | - | GND (Bank 0) | - | GND (Bank 0) | - |
| A4 | 0 | NC | - | A8 | A^6 | B2 | B^1 |
| C4 | 0 | A4 | A^4 | A9 | A^7 | B4 | B^2 |
| A3 | 0 | A5 | A^5 | A10 | A^8 | B6 | B^3 |
| B3 | 0 | A6 | A^6 | A12 | A^9 | B8 | B^4 |
| A2 | 0 | A7 | A^7 | A13 | A^10 | B10 | B^5 |
| A1 | 0 | NC | - | A14 | A^11 | B12 | B^6 |

1. For device migration considerations, these NC pins are input signal pins in ispMACH 4256Z device.

ispMACH 4128V and 4256V Logic Signal Connections: 144-Pin TQFP

| Pin Number | Bank Number | ispMACH 4128V | | ispMACH 4256V | |
|------------|-------------|---------------------------|------|-----------------|-----|
| | | GLB/MC/Pad | ORP | GLB/MC/Pad | ORP |
| 1 | - | GND | - | GND | - |
| 2 | - | TDI | - | TDI | - |
| 3 | 0 | VCCO (Bank 0) | - | VCCO (Bank 0) | - |
| 4 | 0 | B0 | B^0 | C12 | C^6 |
| 5 | 0 | B1 | B^1 | C10 | C^5 |
| 6 | 0 | B2 | B^2 | C8 | C^4 |
| 7 | 0 | B4 | B^3 | C6 | C^3 |
| 8 | 0 | B5 | B^4 | C4 | C^2 |
| 9 | 0 | B6 | B^5 | C2 | C^1 |
| 10 | 0 | GND (Bank 0) | - | GND (Bank 0) | - |
| 11 | 0 | B8 | B^6 | D14 | D^7 |
| 12 | 0 | B9 | B^7 | D12 | D^6 |
| 13 | 0 | B10 | B^8 | D10 | D^5 |
| 14 | 0 | B12 | B^9 | D8 | D^4 |
| 15 | 0 | B13 | B^10 | D6 | D^3 |
| 16 | 0 | B14 | B^11 | D4 | D^2 |
| 17 | - | NC ² | - | I ² | - |
| 18 | 0 | GND (Bank 0) ¹ | - | NC ¹ | - |
| 19 | 0 | VCCO (Bank 0) | - | VCCO (Bank 0) | - |
| 20 | 0 | NC ² | - | I ² | - |
| 21 | 0 | C14 | C^11 | E2 | E^1 |
| 22 | 0 | C13 | C^10 | E4 | E^2 |
| 23 | 0 | C12 | C^9 | E6 | E^3 |
| 24 | 0 | C10 | C^8 | E8 | E^4 |
| 25 | 0 | C9 | C^7 | E10 | E^5 |
| 26 | 0 | C8 | C^6 | E12 | E^6 |
| 27 | 0 | GND (Bank 0) | - | GND (Bank 0) | - |
| 28 | 0 | C6 | C^5 | F2 | F^1 |
| 29 | 0 | C5 | C^4 | F4 | F^2 |
| 30 | 0 | C4 | C^3 | F6 | F^3 |
| 31 | 0 | C2 | C^2 | F8 | F^4 |
| 32 | 0 | C1 | C^1 | F10 | F^5 |
| 33 | 0 | C0 | C^0 | F12 | F^6 |
| 34 | 0 | VCCO (Bank 0) | - | VCCO (Bank 0) | - |
| 35 | - | TCK | - | TCK | - |
| 36 | - | VCC | - | VCC | - |
| 37 | - | GND | - | GND | - |
| 38 | 0 | NC ² | - | I ² | - |
| 39 | 0 | D14 | D^11 | G12 | G^6 |
| 40 | 0 | D13 | D^10 | G10 | G^5 |
| 41 | 0 | D12 | D^9 | G8 | G^4 |
| 42 | 0 | D10 | D^8 | G6 | G^3 |

ispMACH 4128V and 4256V Logic Signal Connections: 144-Pin TQFP (Cont.)

| Pin Number | Bank Number | ispMACH 4128V | | ispMACH 4256V | |
|------------|-------------|-----------------|------|----------------|-----|
| | | GLB/MC/Pad | ORP | GLB/MC/Pad | ORP |
| 129 | - | VCC | - | VCC | - |
| 130 | 0 | A0/GOE0 | A^0 | A2/GOE0 | A^1 |
| 131 | 0 | A1 | A^1 | A4 | A^2 |
| 132 | 0 | A2 | A^2 | A6 | A^3 |
| 133 | 0 | A4 | A^3 | A8 | A^4 |
| 134 | 0 | A5 | A^4 | A10 | A^5 |
| 135 | 0 | A6 | A^5 | A12 | A^6 |
| 136 | 0 | VCCO (Bank 0) | - | VCCO (Bank 0) | - |
| 137 | 0 | GND (Bank 0) | - | GND (Bank 0) | - |
| 138 | 0 | A8 | A^6 | B2 | B^1 |
| 139 | 0 | A9 | A^7 | B4 | B^2 |
| 140 | 0 | A10 | A^8 | B6 | B^3 |
| 141 | 0 | A12 | A^9 | B8 | B^4 |
| 142 | 0 | A13 | A^10 | B10 | B^5 |
| 143 | 0 | A14 | A^11 | B12 | B^6 |
| 144 | 0 | NC ² | - | I ² | - |

1. For device migration considerations, these NC pins are GND pins for I/O banks in ispMACH 4128V devices.

2. For device migration considerations, these NC pins are input signal pins in ispMACH 4256V devices.

ispMACH 4256V/B/C/Z, 4384V/B/C, 4512V/B/C, Logic Signal Connections: 176-Pin TQFP

| Pin Number | Bank Number | ispMACH 4256V/B/C/Z | | ispMACH 4384V/B/C | | ispMACH 4512V/B/C | |
|------------|-------------|---------------------|-----|-------------------|-----|-------------------|-----|
| | | GLB/MC/Pad | ORP | GLB/MC/Pad | ORP | GLB/MC/Pad | ORP |
| 1 | - | NC | - | NC | - | NC | - |
| 2 | - | GND | - | GND | - | GND | - |
| 3 | - | TDI | - | TDI | - | TDI | - |
| 4 | 0 | VCCO (Bank 0) | - | VCCO (Bank 0) | - | VCCO (Bank 0) | - |
| 5 | 0 | C14 | C^7 | C14 | C^7 | C14 | C^7 |
| 6 | 0 | C12 | C^6 | C12 | C^6 | C12 | C^6 |
| 7 | 0 | C10 | C^5 | C10 | C^5 | C10 | C^5 |
| 8 | 0 | C8 | C^4 | C8 | C^4 | C8 | C^4 |
| 9 | 0 | C6 | C^3 | C6 | C^3 | C6 | C^3 |
| 10 | 0 | C4 | C^2 | C4 | C^2 | C4 | C^2 |
| 11 | 0 | C2 | C^1 | C2 | C^1 | C2 | C^1 |
| 12 | 0 | C0 | C^0 | C0 | C^0 | C0 | C^0 |
| 13 | 0 | GND (Bank 0) | - | GND (Bank 0) | - | GND (Bank 0) | - |
| 14 | 0 | D14 | D^7 | E14 | E^7 | G14 | G^7 |
| 15 | 0 | D12 | D^6 | E12 | E^6 | G12 | G^6 |
| 16 | 0 | D10 | D^5 | E10 | E^5 | G10 | G^5 |
| 17 | 0 | D8 | D^4 | E8 | E^4 | G8 | G^4 |
| 18 | 0 | D6 | D^3 | E6 | E^3 | G6 | G^3 |

**ispMACH 4256V/B/C, 4384V/B/C, 4512V/B/C Logic Signal Connections:
256-Ball ftBGA/fpBGA (Cont.)**

| Ball Number | I/O Bank | ispMACH 4256V/B/C 128-I/O | | ispMACH 4256V/B/C 160-I/O | | ispMACH 4384V/B/C | | ispMACH 4512V/B/C | |
|-------------|----------|------------------------------|-----|------------------------------|-----|-------------------|------|-------------------|------|
| | | GLB/MC/Pad | ORP | GLB/MC/Pad | ORP | GLB/MC/Pad | ORP | GLB/MC/Pad | ORP |
| R5 | 0 | NC | - | NC | - | NC | - | L4 | L^1 |
| T5 | 0 | NC | - | NC | - | I2 | I^1 | L8 | L^2 |
| R6 | 0 | NC | - | NC | - | I0 | I^0 | L12 | L^3 |
| T6 | 0 | NC | - | H14 | H^9 | G12 | G^6 | M8 | M^2 |
| N7 | 0 | NC | - | H12 | H^8 | G14 | G^7 | M12 | M^3 |
| P7 | 0 | H14 | H^7 | H10 | H^7 | L14 | L^7 | P14 | P^7 |
| R7 | 0 | H12 | H^6 | H9 | H^6 | L12 | L^6 | P12 | P^6 |
| L8 | 0 | H10 | H^5 | H8 | H^5 | L10 | L^5 | P10 | P^5 |
| T7 | 0 | H8 | H^4 | H6 | H^4 | L8 | L^4 | P8 | P^4 |
| M8 | 0 | H6 | H^3 | H4 | H^3 | L6 | L^3 | P6 | P^3 |
| N8 | 0 | H4 | H^2 | H2 | H^2 | L4 | L^2 | P4 | P^2 |
| R8 | 0 | H2 | H^1 | H1 | H^1 | L2 | L^1 | P2 | P^1 |
| P8 | 0 | H0 | H^0 | H0 | H^0 | L0 | L^0 | P0 | P^0 |
| - | - | GND | - | GND | - | GND | - | GND | - |
| T8 | 0 | CLK1/I | - | CLK1/I | - | CLK1/I | - | CLK1/I | - |
| - | 1 | GND (Bank 1) | - | GND (Bank 1) | - | GND (Bank 1) | - | GND (Bank 1) | - |
| N9 | 1 | CLK2/I | - | CLK2/I | - | CLK2/I | - | CLK2/I | - |
| - | - | VCC | - | VCC | - | VCC | - | VCC | - |
| P9 | 1 | I0 | I^0 | I0 | I^0 | M0 | M^0 | AX0 | AX^0 |
| R9 | 1 | I2 | I^1 | I1 | I^1 | M2 | M^1 | AX2 | AX^1 |
| T9 | 1 | I4 | I^2 | I2 | I^2 | M4 | M^2 | AX4 | AX^2 |
| T10 | 1 | I6 | I^3 | I4 | I^3 | M6 | M^3 | AX6 | AX^3 |
| R10 | 1 | I8 | I^4 | I6 | I^4 | M8 | M^4 | AX8 | AX^4 |
| M9 | 1 | I10 | I^5 | I8 | I^5 | M10 | M^5 | AX10 | AX^5 |
| P10 | 1 | I12 | I^6 | I9 | I^6 | M12 | M^6 | AX12 | AX^6 |
| L9 | 1 | I14 | I^7 | I10 | I^7 | M14 | M^7 | AX14 | AX^7 |
| N10 | 1 | NC | - | I12 | I^8 | BX14 | BX^7 | DX0 | DX^0 |
| T11 | 1 | NC | - | I14 | I^9 | BX12 | BX^6 | DX4 | DX^1 |
| R11 | 1 | NC | - | NC | - | P0 | P^0 | EX0 | EX^0 |
| T12 | 1 | NC | - | NC | - | P2 | P^1 | EX4 | EX^1 |
| N12 | 1 | NC | - | NC | - | NC | - | EX8 | EX^2 |
| - | 1 | VCCO (Bank 1) | - | VCCO (Bank 1) | - | VCCO (Bank 1) | - | VCCO (Bank 1) | - |
| - | 1 | GND (Bank 1) | - | GND (Bank 1) | - | GND (Bank 1) | - | GND (Bank 1) | - |
| R12 | 1 | NC | - | NC | - | NC | - | EX12 | EX^3 |
| T13 | 1 | NC | - | J0 | J^0 | BX10 | BX^5 | DX8 | DX^2 |
| P12 | 1 | NC | - | J1 | J^1 | BX8 | BX^4 | DX12 | DX^3 |
| M10 | 1 | J0 | J^0 | J2 | J^2 | N0 | N^0 | BX0 | BX^0 |
| R13 | 1 | J2 | J^1 | J4 | J^3 | N2 | N^1 | BX2 | BX^1 |
| L10 | 1 | J4 | J^2 | J6 | J^4 | N4 | N^2 | BX4 | BX^2 |
| T14 | 1 | J6 | J^3 | J8 | J^5 | N6 | N^3 | BX6 | BX^3 |
| M11 | 1 | J8 | J^4 | J9 | J^6 | N8 | N^4 | BX8 | BX^4 |

Ordering Information

Note: ispMACH 4000 devices are all dual marked except the slowest commercial speed grade ispMACH 4000Z devices. For example, the commercial speed grade LC4128C-5T100C is also marked with the industrial grade -75I. The commercial grade is always one speed grade faster than the associated dual mark industrial grade. The slowest commercial speed grade ispMACH 4000Z devices are marked as commercial grade only.

Conventional Packaging

ispMACH 4000ZC (Zero Power, 1.8V) Commercial Devices

| Device | Part Number | Macrocells | Voltage | t _{PD} | Package | Pin/Ball Count | I/O | Grade |
|----------|------------------|------------|---------|-----------------|---------|----------------|-----|-------|
| LC4032ZC | LC4032ZC-35M56C | 32 | 1.8 | 3.5 | csBGA | 56 | 32 | C |
| | LC4032ZC-5M56C | 32 | 1.8 | 5 | csBGA | 56 | 32 | C |
| | LC4032ZC-75M56C | 32 | 1.8 | 7.5 | csBGA | 56 | 32 | C |
| | LC4032ZC-35T48C | 32 | 1.8 | 3.5 | TQFP | 48 | 32 | C |
| | LC4032ZC-5T48C | 32 | 1.8 | 5 | TQFP | 48 | 32 | C |
| | LC4032ZC-75T48C | 32 | 1.8 | 7.5 | TQFP | 48 | 32 | C |
| LC4064ZC | LC4064ZC-37M132C | 64 | 1.8 | 3.7 | csBGA | 132 | 64 | C |
| | LC4064ZC-5M132C | 64 | 1.8 | 5 | csBGA | 132 | 64 | C |
| | LC4064ZC-75M132C | 64 | 1.8 | 7.5 | csBGA | 132 | 64 | C |
| | LC4064ZC-37T100C | 64 | 1.8 | 3.7 | TQFP | 100 | 64 | C |
| | LC4064ZC-5T100C | 64 | 1.8 | 5 | TQFP | 100 | 64 | C |
| | LC4064ZC-75T100C | 64 | 1.8 | 7.5 | TQFP | 100 | 64 | C |
| | LC4064ZC-37M56C | 64 | 1.8 | 3.7 | csBGA | 56 | 32 | C |
| | LC4064ZC-5M56C | 64 | 1.8 | 5 | csBGA | 56 | 32 | C |
| | LC4064ZC-75M56C | 64 | 1.8 | 7.5 | csBGA | 56 | 32 | C |
| | LC4064ZC-37T48C | 64 | 1.8 | 3.7 | TQFP | 48 | 32 | C |
| | LC4064ZC-5T48C | 64 | 1.8 | 5 | TQFP | 48 | 32 | C |
| | LC4064ZC-75T48C | 64 | 1.8 | 7.5 | TQFP | 48 | 32 | C |
| LC4128ZC | LC4128ZC-42M132C | 128 | 1.8 | 4.2 | csBGA | 132 | 96 | C |
| | LC4128ZC-75M132C | 128 | 1.8 | 7.5 | csBGA | 132 | 96 | C |
| | LC4128ZC-42T100C | 128 | 1.8 | 4.2 | TQFP | 100 | 64 | C |
| | LC4128ZC-75T100C | 128 | 1.8 | 7.5 | TQFP | 100 | 64 | C |
| LC4256ZC | LC4256ZC-45T176C | 256 | 1.8 | 4.5 | TQFP | 176 | 128 | C |
| | LC4256ZC-75T176C | 256 | 1.8 | 7.5 | TQFP | 176 | 128 | C |
| | LC4256ZC-45M132C | 256 | 1.8 | 4.5 | csBGA | 132 | 96 | C |
| | LC4256ZC-75M132C | 256 | 1.8 | 7.5 | csBGA | 132 | 96 | C |
| | LC4256ZC-45T100C | 256 | 1.8 | 4.5 | TQFP | 100 | 64 | C |
| | LC4256ZC-75T100C | 256 | 1.8 | 7.5 | TQFP | 100 | 64 | C |

ispMACH 4000ZC (1.8V, Zero Power) Industrial Devices

| Device | Part Number | Macrocells | Voltage | t _{PD} | Package | Pin/Ball Count | I/O | Grade |
|----------|-----------------|------------|---------|-----------------|---------|----------------|-----|-------|
| LC4032ZC | LC4032ZC-5M56I | 32 | 1.8 | 5 | csBGA | 56 | 32 | I |
| | LC4032ZC-75M56I | 32 | 1.8 | 7.5 | csBGA | 56 | 32 | I |
| | LC4032ZC-5T48I | 32 | 1.8 | 5 | TQFP | 48 | 32 | I |
| | LC4032ZC-75T48I | 32 | 1.8 | 7.5 | TQFP | 48 | 32 | I |

ispMACH 4000C (1.8V) Industrial Devices

| Family | Part Number | Macrocells | Voltage | t _{PD} | Package | Pin/Ball Count | I/O | Grade |
|---------|-------------------------------|------------|---------|-----------------|---------|----------------|-----|-------|
| LC4032C | LC4032C-5T48I | 32 | 1.8 | 5 | TQFP | 48 | 32 | I |
| | LC4032C-75T48I | 32 | 1.8 | 7.5 | TQFP | 48 | 32 | I |
| | LC4032C-10T48I | 32 | 1.8 | 10 | TQFP | 48 | 32 | I |
| | LC4032C-5T44I | 32 | 1.8 | 5 | TQFP | 44 | 30 | I |
| | LC4032C-75T44I | 32 | 1.8 | 7.5 | TQFP | 44 | 30 | I |
| | LC4032C-10T44I | 32 | 1.8 | 10 | TQFP | 44 | 30 | I |
| LC4064C | LC4064C-5T100I | 64 | 1.8 | 5 | TQFP | 100 | 64 | I |
| | LC4064C-75T100I | 64 | 1.8 | 7.5 | TQFP | 100 | 64 | I |
| | LC4064C-10T100I | 64 | 1.8 | 10 | TQFP | 100 | 64 | I |
| | LC4064C-5T48I | 64 | 1.8 | 5 | TQFP | 48 | 32 | I |
| | LC4064C-75T48I | 64 | 1.8 | 7.5 | TQFP | 48 | 32 | I |
| | LC4064C-10T48I | 64 | 1.8 | 10 | TQFP | 48 | 32 | I |
| | LC4064C-5T44I | 64 | 1.8 | 5 | TQFP | 44 | 30 | I |
| | LC4064C-75T44I | 64 | 1.8 | 7.5 | TQFP | 44 | 30 | I |
| | LC4064C-10T44I | 64 | 1.8 | 10 | TQFP | 44 | 30 | I |
| LC4128C | LC4128C-5T128I | 128 | 1.8 | 5 | TQFP | 128 | 92 | I |
| | LC4128C-75T128I | 128 | 1.8 | 7.5 | TQFP | 128 | 92 | I |
| | LC4128C-10T128I | 128 | 1.8 | 10 | TQFP | 128 | 92 | I |
| | LC4128C-5T100I | 128 | 1.8 | 5 | TQFP | 100 | 64 | I |
| | LC4128C-75T100I | 128 | 1.8 | 7.5 | TQFP | 100 | 64 | I |
| | LC4128C-10T100I | 128 | 1.8 | 10 | TQFP | 100 | 64 | I |
| LC4256C | LC4256C-5FT256AI | 256 | 1.8 | 5 | ftBGA | 256 | 128 | I |
| | LC4256C-75FT256AI | 256 | 1.8 | 7.5 | ftBGA | 256 | 128 | I |
| | LC4256C-10FT256AI | 256 | 1.8 | 10 | ftBGA | 256 | 128 | I |
| | LC4256C-5FT256BI | 256 | 1.8 | 5 | ftBGA | 256 | 160 | I |
| | LC4256C-75FT256BI | 256 | 1.8 | 7.5 | ftBGA | 256 | 160 | I |
| | LC4256C-10FT256BI | 256 | 1.8 | 10 | ftBGA | 256 | 160 | I |
| | LC4256C-5F256AI ¹ | 256 | 1.8 | 5 | fpBGA | 256 | 128 | I |
| | LC4256C-75F256AI ¹ | 256 | 1.8 | 7.5 | fpBGA | 256 | 128 | I |
| | LC4256C-10F256AI ¹ | 256 | 1.8 | 10 | fpBGA | 256 | 128 | I |
| | LC4256C-5F256BI ¹ | 256 | 1.8 | 5 | fpBGA | 256 | 160 | I |
| | LC4256C-75F256BI ¹ | 256 | 1.8 | 7.5 | fpBGA | 256 | 160 | I |
| | LC4256C-10F256BI ¹ | 256 | 1.8 | 10 | fpBGA | 256 | 160 | I |
| | LC4256C-5T176I | 256 | 1.8 | 5 | TQFP | 176 | 128 | I |
| | LC4256C-75T176I | 256 | 1.8 | 7.5 | TQFP | 176 | 128 | I |
| | LC4256C-10T176I | 256 | 1.8 | 10 | TQFP | 176 | 128 | I |
| | LC4256C-5T100I | 256 | 1.8 | 5 | TQFP | 100 | 64 | I |
| | LC4256C-75T100I | 256 | 1.8 | 7.5 | TQFP | 100 | 64 | I |
| | LC4256C-10T100I | 256 | 1.8 | 10 | TQFP | 100 | 64 | I |

ispMACH 4000B (2.5V) Industrial Devices (Cont.)

| Family | Part Number | Macrocells | Voltage | t _{PD} | Package | Pin/Ball Count | I/O | Grade |
|---------|------------------------------|------------|---------|-----------------|---------|----------------|-----|-------|
| LC4384B | LC4384B-5FT256I | 384 | 2.5 | 5 | ftBGA | 256 | 192 | I |
| | LC4384B-75FT256I | 384 | 2.5 | 7.5 | ftBGA | 256 | 192 | I |
| | LC4384B-10FT256I | 384 | 2.5 | 10 | ftBGA | 256 | 192 | I |
| | LC4384B-5F256I ¹ | 384 | 2.5 | 5 | fpBGA | 256 | 192 | I |
| | LC4384B-75F256I ¹ | 384 | 2.5 | 7.5 | fpBGA | 256 | 192 | I |
| | LC4384B-10F256I ¹ | 384 | 2.5 | 10 | fpBGA | 256 | 192 | I |
| | LC4384B-5T176I | 384 | 2.5 | 5 | TQFP | 176 | 128 | I |
| | LC4384B-75T176I | 384 | 2.5 | 7.5 | TQFP | 176 | 128 | I |
| | LC4384B-10T176I | 384 | 2.5 | 10 | TQFP | 176 | 128 | I |
| LC4512B | LC4512B-5FT256I | 512 | 2.5 | 5 | ftBGA | 256 | 208 | I |
| | LC4512B-75FT256I | 512 | 2.5 | 7.5 | ftBGA | 256 | 208 | I |
| | LC4512B-10FT256I | 512 | 2.5 | 10 | ftBGA | 256 | 208 | I |
| | LC4512B-5F256I ¹ | 512 | 2.5 | 5 | fpBGA | 256 | 208 | I |
| | LC4512B-75F256I ¹ | 512 | 2.5 | 7.5 | fpBGA | 256 | 208 | I |
| | LC4512B-10F256I ¹ | 512 | 2.5 | 10 | fpBGA | 256 | 208 | I |
| | LC4512B-5T176I | 512 | 2.5 | 5 | TQFP | 176 | 128 | I |
| | LC4512B-75T176I | 512 | 2.5 | 7.5 | TQFP | 176 | 128 | I |
| | LC4512B-10T176I | 512 | 2.5 | 10 | TQFP | 176 | 128 | I |

1. Use ftBGA package. fpBGA package devices have been discontinued via PCN#14A-07.

ispMACH 4000V (3.3V) Commercial Devices

| Device | Part Number | Macrocells | Voltage | t _{PD} | Package | Pin/Ball Count | I/O | Grade |
|---------|-----------------|------------|---------|-----------------|---------|----------------|-----|-------|
| LC4032V | LC4032V-25T48C | 32 | 3.3 | 2.5 | TQFP | 48 | 32 | C |
| | LC4032V-5T48C | 32 | 3.3 | 5 | TQFP | 48 | 32 | C |
| | LC4032V-75T48C | 32 | 3.3 | 7.5 | TQFP | 48 | 32 | C |
| | LC4032V-25T44C | 32 | 3.3 | 2.5 | TQFP | 44 | 30 | C |
| | LC4032V-5T44C | 32 | 3.3 | 5 | TQFP | 44 | 30 | C |
| | LC4032V-75T44C | 32 | 3.3 | 7.5 | TQFP | 44 | 30 | C |
| LC4064V | LC4064V-25T100C | 64 | 3.3 | 2.5 | TQFP | 100 | 64 | C |
| | LC4064V-5T100C | 64 | 3.3 | 5 | TQFP | 100 | 64 | C |
| | LC4064V-75T100C | 64 | 3.3 | 7.5 | TQFP | 100 | 64 | C |
| | LC4064V-25T48C | 64 | 3.3 | 2.5 | TQFP | 48 | 32 | C |
| | LC4064V-5T48C | 64 | 3.3 | 5 | TQFP | 48 | 32 | C |
| | LC4064V-75T48C | 64 | 3.3 | 7.5 | TQFP | 48 | 32 | C |
| | LC4064V-25T44C | 64 | 3.3 | 2.5 | TQFP | 44 | 30 | C |
| | LC4064V-5T44C | 64 | 3.3 | 5 | TQFP | 44 | 30 | C |
| | LC4064V-75T44C | 64 | 3.3 | 7.5 | TQFP | 44 | 30 | C |

ispMACH 4000V (3.3V) Extended Temperature Devices

| Device | Part Number | Macrocells | Voltage | t_{PD} | Package | Pin/Ball Count | I/O | Grade |
|---------------|--------------------|-------------------|----------------|-----------------------|----------------|-----------------------|------------|--------------|
| LC4032V | LC4032V-75T48E | 32 | 3.3 | 7.5 | TQFP | 48 | 32 | E |
| | LC4032V-75T44E | 32 | 3.3 | 7.5 | TQFP | 44 | 30 | E |
| LC4064V | LC4064V-75T100E | 64 | 3.3 | 7.5 | TQFP | 100 | 64 | E |
| | LC4064V-75T48E | 64 | 3.3 | 7.5 | TQFP | 48 | 32 | E |
| | LC4064V-75T44E | 64 | 3.3 | 7.5 | TQFP | 44 | 30 | E |
| LC4128V | LC4128V-75T144E | 128 | 3.3 | 7.5 | TQFP | 144 | 96 | E |
| | LC4128V-75T128E | 128 | 3.3 | 7.5 | TQFP | 128 | 92 | E |
| | LC4128V-75T100E | 128 | 3.3 | 7.5 | TQFP | 100 | 64 | E |
| LC4256V | LC4256V-75T176E | 256 | 3.3 | 7.5 | TQFP | 176 | 128 | E |
| | LC4256V-75T144E | 256 | 3.3 | 7.5 | TQFP | 144 | 96 | E |
| | LC4256V-75T100E | 256 | 3.3 | 7.5 | TQFP | 100 | 64 | E |

ispMACH 4000C (1.8V) Lead-Free Commercial Devices (Cont.)

| Device | Part Number | Macrocells | Voltage | t _{PD} | Package | Pin/Ball Count | I/O | Grade |
|---------|--------------------------------|------------|---------|-----------------|-----------------|----------------|-----|-------|
| LC4064C | LC4064C-25TN100C | 64 | 1.8 | 2.5 | Lead-free TQFP | 100 | 64 | C |
| | LC4064C-5TN100C | 64 | 1.8 | 5 | Lead-free TQFP | 100 | 64 | C |
| | LC4064C-75TN100C | 64 | 1.8 | 7.5 | Lead-free TQFP | 100 | 64 | C |
| | LC4064C-25TN48C | 64 | 1.8 | 2.5 | Lead-free TQFP | 48 | 32 | C |
| | LC4064C-5TN48C | 64 | 1.8 | 5 | Lead-free TQFP | 48 | 32 | C |
| | LC4064C-75TN48C | 64 | 1.8 | 7.5 | Lead-free TQFP | 48 | 32 | C |
| | LC4064C-25TN44C | 64 | 1.8 | 2.5 | Lead-free TQFP | 44 | 30 | C |
| | LC4064C-5TN44C | 64 | 1.8 | 5 | Lead-free TQFP | 44 | 30 | C |
| | LC4064C-75TN44C | 64 | 1.8 | 7.5 | Lead-free TQFP | 44 | 30 | C |
| LC4128C | LC4128C-27TN128C | 128 | 1.8 | 2.7 | Lead-free TQFP | 128 | 92 | C |
| | LC4128C-5TN128C | 128 | 1.8 | 5 | Lead-free TQFP | 128 | 92 | C |
| | LC4128C-75TN128C | 128 | 1.8 | 7.5 | Lead-free TQFP | 128 | 92 | C |
| | LC4128C-27TN100C | 128 | 1.8 | 2.7 | Lead-free TQFP | 100 | 64 | C |
| | LC4128C-5TN100C | 128 | 1.8 | 5 | Lead-free TQFP | 100 | 64 | C |
| | LC4128C-75TN100C | 128 | 1.8 | 7.5 | Lead-free TQFP | 100 | 64 | C |
| LC4256C | LC4256C-3FTN256AC | 256 | 1.8 | 3 | Lead-free ftBGA | 256 | 128 | C |
| | LC4256C-5FTN256AC | 256 | 1.8 | 5 | Lead-free ftBGA | 256 | 128 | C |
| | LC4256C-75FTN256AC | 256 | 1.8 | 7.5 | Lead-free ftBGA | 256 | 128 | C |
| | LC4256C-3FTN256BC | 256 | 1.8 | 3 | Lead-free ftBGA | 256 | 160 | C |
| | LC4256C-5FTN256BC | 256 | 1.8 | 5 | Lead-free ftBGA | 256 | 160 | C |
| | LC4256C-75FTN256BC | 256 | 1.8 | 7.5 | Lead-free ftBGA | 256 | 160 | C |
| | LC4256C-3FN256AC ¹ | 256 | 1.8 | 3 | Lead-free fpBGA | 256 | 128 | C |
| | LC4256C-5FN256AC ¹ | 256 | 1.8 | 5 | Lead-free fpBGA | 256 | 128 | C |
| | LC4256C-75FN256AC ¹ | 256 | 1.8 | 7.5 | Lead-free fpBGA | 256 | 128 | C |
| | LC4256C-3FN256BC ¹ | 256 | 1.8 | 3 | Lead-free fpBGA | 256 | 160 | C |
| | LC4256C-5FN256BC ¹ | 256 | 1.8 | 5 | Lead-free fpBGA | 256 | 160 | C |
| | LC4256C-75FN256BC ¹ | 256 | 1.8 | 7.5 | Lead-free fpBGA | 256 | 160 | C |
| | LC4256C-3TN176C | 256 | 1.8 | 3 | Lead-free TQFP | 176 | 128 | C |
| | LC4256C-5TN176C | 256 | 1.8 | 5 | Lead-free TQFP | 176 | 128 | C |
| | LC4256C-75TN176C | 256 | 1.8 | 7.5 | Lead-free TQFP | 176 | 128 | C |
| | LC4256C-3TN100C | 256 | 1.8 | 3 | Lead-free TQFP | 100 | 64 | C |
| | LC4256C-5TN100C | 256 | 1.8 | 5 | Lead-free TQFP | 100 | 64 | C |
| | LC4256C-75TN100C | 256 | 1.8 | 7.5 | Lead-free TQFP | 100 | 64 | C |
| LC4384C | LC4384C-35FTN256C | 384 | 1.8 | 3.5 | Lead-free ftBGA | 256 | 192 | C |
| | LC4384C-5FTN256C | 384 | 1.8 | 5 | Lead-free ftBGA | 256 | 192 | C |
| | LC4384C-75FTN256C | 384 | 1.8 | 7.5 | Lead-free ftBGA | 256 | 192 | C |
| | LC4384C-35FN256C ¹ | 384 | 1.8 | 3.5 | Lead-free fpBGA | 256 | 192 | C |
| | LC4384C-5FN256C ¹ | 384 | 1.8 | 5 | Lead-free fpBGA | 256 | 192 | C |
| | LC4384C-75FN256C ¹ | 384 | 1.8 | 7.5 | Lead-free fpBGA | 256 | 192 | C |
| | LC4384C-35TN176C | 384 | 1.8 | 3.5 | Lead-free TQFP | 176 | 128 | C |
| | LC4384C-5TN176C | 384 | 1.8 | 5 | Lead-free TQFP | 176 | 128 | C |
| | LC4384C-75TN176C | 384 | 1.8 | 7.5 | Lead-free TQFP | 176 | 128 | C |

ispMACH 4000V (3.3V) Lead-Free Extended Temperature Devices

| Device | Part Number | Macrocells | Voltage | t_{PD} | Package | Pin/Ball Count | I/O | Grade |
|---------|------------------|------------|---------|----------|----------------|----------------|-----|-------|
| LC4032V | LC4032V-75TN48E | 32 | 3.3 | 7.5 | Lead-free TQFP | 48 | 32 | E |
| | LC4032V-75TN44E | 32 | 3.3 | 7.5 | Lead-free TQFP | 44 | 30 | E |
| LC4064V | LC4064V-75TN100E | 64 | 3.3 | 7.5 | Lead-free TQFP | 100 | 64 | E |
| | LC4064V-75TN48E | 64 | 3.3 | 7.5 | Lead-free TQFP | 48 | 32 | E |
| | LC4064V-75TN44E | 64 | 3.3 | 7.5 | Lead-free TQFP | 44 | 30 | E |
| LC4128V | LC4128V-75TN144E | 128 | 3.3 | 7.5 | Lead-free TQFP | 144 | 96 | E |
| | LC4128V-75TN128E | 128 | 3.3 | 7.5 | Lead-free TQFP | 128 | 92 | E |
| | LC4128V-75TN100E | 128 | 3.3 | 7.5 | Lead-free TQFP | 100 | 64 | E |
| LC4256V | LC4256V-75TN176E | 256 | 3.3 | 7.5 | Lead-free TQFP | 176 | 128 | E |
| | LC4256V-75TN144E | 256 | 3.3 | 7.5 | Lead-free TQFP | 144 | 96 | E |
| | LC4256V-75TN100E | 256 | 3.3 | 7.5 | Lead-free TQFP | 100 | 64 | E |

For Further Information

In addition to this data sheet, the following technical notes may be helpful when designing with the ispMACH 4000V/B/C/Z family:

- TN1004, [ispMACH 4000 Timing Model Design and Usage Guidelines](#)
- TN1005, [Power Estimation in ispMACH 4000V/B/C/Z Devices](#)

Revision History

| Date | Version | Change Summary |
|---------------|---------|--|
| — | — | Previous Lattice releases. |
| July 2003 | 17z | Changed device status for LC4064ZC and LC4128ZC to production release and updated/added AC and DC parameters as well as ordering part numbers for LC4064ZC and LC4128ZC devices. |
| | | Improved leakage current specifications for ispMACH 4000Z. For ispMACH 4000V/B/C IIL, IIH condition now includes 0V and 3.6V end points ($0 \leq V_{IN} \leq 3.6V$). |
| | | Added 132-ball chip scale BGA power supply and NC connections. |
| | | Added 132-ball chip scale BGA logic signal connections for LC4064ZC, LC4128ZC and LC4256ZC devices. |
| | | Added lead-free package designators. |
| | | |
| October 2003 | 18z | Hot socketing characteristics footnote 1. has been enhanced; Insensitive to sequence of VCC or VCCO. However, assumes monotonic rise/fall rates for Vcc and Vcco, provided $(V_{IN} - VCCO) \leq 3.6V$. |
| | | Improved LC4064ZC t_S to 2.5ns, t_{ST} to 2.7ns and f_{MAX} (Ext.) to 175MHz, LC4128ZC t_{CO} to 3.5ns and f_{MAX} (Ext.) to 161MHz (version v.2.1). |
| | | Improved associated internal timing numbers and timing adders (version v.2.1). |
| | | Added ispMACH 4000V/B/C/Z ORP Reference Tables. |
| | | Enhanced ORP information in device pinout tables consistent with the ORP Combinations for I/O Blocks tables (table 6, 7, 8 and 9 in page 9-11). |
| | | Corrected GLB/MC/Pad information in the 256-fpBGA pinouts for the LC4256V/B/C 160-I/O version. |
| | | Added the ispMACH 4000 Family Speed Grade Offering table. |
| | | Added the ispMACH 4128ZC Industrial and Automotive Device OPNs |
| | | |
| December 2003 | 19z | Added the ispMACH 4032ZC and 4064ZC Industrial and Automotive Device OPNs |