

Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - CPLDs \(Complex Programmable Logic Devices\)](#)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

### Applications of Embedded - CPLDs

#### Details

Product Status	Obsolete
Programmable Type	In System Programmable
Delay Time tpd(1) Max	5 ns
Voltage Supply - Internal	1.65V ~ 1.95V
Number of Logic Elements/Blocks	4
Number of Macrocells	64
Number of Gates	-
Number of I/O	32
Operating Temperature	-40°C ~ 105°C (TJ)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-TQFP (7x7)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/lc4064c-5tn48i">https://www.e-xfl.com/product-detail/lattice-semiconductor/lc4064c-5tn48i</a>

**Table 2. ispMACH 4000Z Family Selection Guide**

	ispMACH 4032ZC	ispMACH 4064ZC	ispMACH 4128ZC	ispMACH 4256ZC
Macrocells	32	64	128	256
I/O + Dedicated Inputs	32+4/32+4	32+4/32+12/ 64+10/64+10	64+10/96+4	64+10/96+6/ 128+4
t <sub>PD</sub> (ns)	3.5	3.7	4.2	4.5
t <sub>S</sub> (ns)	2.2	2.5	2.7	2.9
t <sub>CO</sub> (ns)	3.0	3.2	3.5	3.8
f <sub>MAX</sub> (MHz)	267	250	220	200
Supply Voltage (V)	1.8	1.8	1.8	1.8
Max. Standby I <sub>CC</sub> (μA)	20	25	35	55
Pins/Package	48 TQFP 56 csBGA	48 TQFP 56 csBGA 100 TQFP 132 csBGA	100 TQFP 132csBGA	100 TQFP 132 csBGA 176 TQFP

## ispMACH 4000 Introduction

The high performance ispMACH 4000 family from Lattice offers a SuperFAST CPLD solution. The family is a blend of Lattice's two most popular architectures: the ispLSI® 2000 and ispMACH 4A. Retaining the best of both families, the ispMACH 4000 architecture focuses on significant innovations to combine the highest performance with low power in a flexible CPLD family.

The ispMACH 4000 combines high speed and low power with the flexibility needed for ease of design. With its robust Global Routing Pool and Output Routing Pool, this family delivers excellent First-Time-Fit, timing predictability, routing, pin-out retention and density migration.

The ispMACH 4000 family offers densities ranging from 32 to 512 macrocells. There are multiple density-I/O combinations in Thin Quad Flat Pack (TQFP), Chip Scale BGA (csBGA) and Fine Pitch Thin BGA (ftBGA) packages ranging from 44 to 256 pins/balls. Table 1 shows the macrocell, package and I/O options, along with other key parameters.

The ispMACH 4000 family has enhanced system integration capabilities. It supports 3.3V (4000V), 2.5V (4000B) and 1.8V (4000C/Z) supply voltages and 3.3V, 2.5V and 1.8V interface voltages. Additionally, inputs can be safely driven up to 5.5V when an I/O bank is configured for 3.3V operation, making this family 5V tolerant. The ispMACH 4000 also offers enhanced I/O features such as slew rate control, PCI compatibility, bus-keeper latches, pull-up resistors, pull-down resistors, open drain outputs and hot socketing. The ispMACH 4000 family members are 3.3V/2.5V/1.8V in-system programmable through the IEEE Standard 1532 interface. IEEE Standard 1149.1 boundary scan testing capability also allows product testing on automated test equipment. The 1532 interface signals TCK, TMS, TDI and TDO are referenced to V<sub>CC</sub> (logic core).

## Overview

The ispMACH 4000 devices consist of multiple 36-input, 16-macrocell Generic Logic Blocks (GLBs) interconnected by a Global Routing Pool (GRP). Output Routing Pools (ORPs) connect the GLBs to the I/O Blocks (IOBs), which contain multiple I/O cells. This architecture is shown in Figure 1.

- Block CLK2
- Block CLK3
- PT Clock
- PT Clock Inverted
- Shared PT Clock
- Ground

### Clock Enable Multiplexer

Each macrocell has a 4:1 clock enable multiplexer. This allows the clock enable signal to be selected from the following four sources:

- PT Initialization/CE
- PT Initialization/CE Inverted
- Shared PT Clock
- Logic High

### Initialization Control


The ispMACH 4000 family architecture accommodates both block-level and macrocell-level set and reset capability. There is one block-level initialization term that is distributed to all macrocell registers in a GLB. At the macrocell level, two product terms can be “stolen” from the cluster associated with a macrocell to be used for set/reset functionality. A reset/preset swapping feature in each macrocell allows for reset and preset to be exchanged, providing flexibility.

Note that the reset/preset swapping selection feature affects power-up reset as well. All flip-flops power up to a known state for predictable system initialization. If a macrocell is configured to SET on a signal from the block-level initialization, then that macrocell will be SET during device power-up. If a macrocell is configured to RESET on a signal from the block-level initialization or is not configured for set/reset, then that macrocell will RESET on power-up. To guarantee initialization values, the  $V_{CC}$  rise must be monotonic, and the clock must be inactive until the reset delay time has elapsed.

### GLB Clock Generator

Each ispMACH 4000 device has up to four clock pins that are also routed to the GRP to be used as inputs. These pins drive a clock generator in each GLB, as shown in Figure 6. The clock generator provides four clock signals that can be used anywhere in the GLB. These four GLB clock signals can consist of a number of combinations of the true and complement edges of the global clock signals.

**Figure 6. GLB Clock Generator**




## Output Routing Pool (ORP)

The Output Routing Pool allows macrocell outputs to be connected to any of several I/O cells within an I/O block. This provides greater flexibility in determining the pinout and allows design changes to occur without affecting the pinout. The output routing pool also provides a parallel capability for routing macrocell-level OE product terms. This allows the OE product term to follow the macrocell output as it is switched between I/O cells. Additionally, the output routing pool allows the macrocell output or true and complement forms of the 5-PT bypass signal to bypass the output routing multiplexers and feed the I/O cell directly. The enhanced ORP of the ispMACH 4000 family consists of the following elements:

- Output Routing Multiplexers
- OE Routing Multiplexers
- Output Routing Pool Bypass Multiplexers

Figure 7 shows the structure of the ORP from the I/O cell perspective. This is referred to as an ORP slice. Each ORP has as many ORP slices as there are I/O cells in the corresponding I/O block.

**Figure 7. ORP Slice**




## Output Routing Multiplexers

The details of connections between the macrocells and the I/O cells vary across devices and within a device dependent on the maximum number of I/Os available. Tables 5-9 provide the connection details.

**Table 6. ORP Combinations for I/O Blocks with 8 I/Os**

I/O Cell	Available Macrocells
I/O 0	M0, M1, M2, M3, M4, M5, M6, M7
I/O 1	M2, M3, M4, M5, M6, M7, M8, M9
I/O 2	M4, M5, M6, M7, M8, M9, M10, M11
I/O 3	M6, M7, M8, M9, M10, M11, M12, M13
I/O 4	M8, M9, M10, M11, M12, M13, M14, M15
I/O 5	M10, M11, M12, M13, M14, M15, M0, M1
I/O 6	M12, M13, M14, M15, M0, M1, M2, M3
I/O 7	M14, M15, M0, M1, M2, M3, M4, M5

**Figure 10. Global OE Generation for ispMACH 4032**

## Zero Power/Low Power and Power Management

The ispMACH 4000 family is designed with high speed low power design techniques to offer both high speed and low power. With an advanced  $E^2$  low power cell and non sense-amplifier design approach (full CMOS logic approach), the ispMACH 4000 family offers SuperFAST pin-to-pin speeds, while simultaneously delivering low standby power without needing any “turbo bits” or other power management schemes associated with a traditional sense-amplifier approach.

The zero power ispMACH 4000Z is based on the 1.8V ispMACH 4000C family. With innovative circuit design changes, the ispMACH 4000Z family is able to achieve the industry’s “lowest static power”.

## IEEE 1149.1-Compliant Boundary Scan Testability

All ispMACH 4000 devices have boundary scan cells and are compliant to the IEEE 1149.1 standard. This allows functional testing of the circuit board on which the device is mounted through a serial scan path that can access all critical logic nodes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test node data to be captured and shifted out for verification. In addition, these devices can be linked into a board-level serial scan path for more board-level testing. The test access port operates with an LVCMOS interface that corresponds to the power supply voltage.

## I/O Quick Configuration

To facilitate the most efficient board test, the physical nature of the I/O cells must be set before running any continuity tests. As these tests are fast, by nature, the overhead and time that is required for configuration of the I/Os’ physical nature should be minimal so that board test time is minimized. The ispMACH 4000 family of devices allows this by offering the user the ability to quickly configure the physical nature of the I/O cells. This quick configuration takes milliseconds to complete, whereas it takes seconds for the entire device to be programmed. Lattice’s ispVM® System programming software can either perform the quick configuration through the PC parallel port, or can generate the ATE or test vectors necessary for a third-party test system.

## IEEE 1532-Compliant In-System Programming

Programming devices in-system provides a number of significant benefits including: rapid prototyping, lower inventory levels, higher quality and the ability to make in-field modifications. All ispMACH 4000 devices provide In-System Programming (ISP™) capability through the Boundary Scan Test Access Port. This capability has been implemented in a manner that ensures that the port remains compliant to the IEEE 1149.1 standard. By using IEEE 1149.1 as the communication interface through which ISP is achieved, users get the benefit of a standard, well-defined interface. All ispMACH 4000 devices are also compliant with the IEEE 1532 standard.

The ispMACH 4000 devices can be programmed across the commercial temperature and voltage range. The PC-based Lattice software facilitates in-system programming of ispMACH 4000 devices. The software takes the JEDEC file output produced by the design implementation software, along with information about the scan chain, and creates a set of vectors used to drive the scan chain. The software can use these vectors to drive a scan chain via the parallel port of a PC. Alternatively, the software can output files in formats understood by common automated test equipment. This equipment can then be used to program ispMACH 4000 devices during the testing of a circuit board.

## User Electronic Signature

The User Electronic Signature (UES) allows the designer to include identification bits or serial numbers inside the device, stored in E<sup>2</sup>CMOS memory. The ispMACH 4000 device contains 32 UES bits that can be configured by the user to store unique data such as ID codes, revision numbers or inventory control codes.

## Security Bit

A programmable security bit is provided on the ispMACH 4000 devices as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, this bit defeats readback of the programmed pattern by a device programmer, securing proprietary designs from competitors. Programming and verification are also defeated by the security bit. The bit can only be reset by erasing the entire device.

## Hot Socketing

The ispMACH 4000 devices are well-suited for applications that require hot socketing capability. Hot socketing a device requires that the device, during power-up and down, can tolerate active signals on the I/Os and inputs without being damaged. Additionally, it requires that the effects of I/O pin loading be minimal on active signals. The ispMACH 4000 devices provide this capability for input voltages in the range 0V to 3.0V.

## Density Migration

The ispMACH 4000 family has been designed to ensure that different density devices in the same package have the same pin-out. Furthermore, the architecture ensures a high success rate when performing design migration from lower density parts to higher density parts. In many cases, it is possible to shift a lower utilization design targeted for a high density device to a lower density device. However, the exact details of the final resource utilization will impact the likely success in each case.

## Supply Current, ispMACH 4000Z (Cont.)

### Over Recommended Operating Conditions

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
<b>ispMACH 4256ZC</b>						
ICC <sup>1, 2, 3, 5</sup>	Operating Power Supply Current	V <sub>CC</sub> = 1.8V, T <sub>A</sub> = 25°C	—	341	—	μA
		V <sub>CC</sub> = 1.9V, T <sub>A</sub> = 70°C	—	361	—	μA
		V <sub>CC</sub> = 1.9V, T <sub>A</sub> = 85°C	—	372	—	μA
		V <sub>CC</sub> = 1.9V, T <sub>A</sub> = 125°C	—	468	—	μA
ICC <sup>4, 5</sup>	Standby Power Supply Current	V <sub>CC</sub> = 1.8V, T <sub>A</sub> = 25°C	—	13	—	μA
		V <sub>CC</sub> = 1.9V, T <sub>A</sub> = 70°C	—	32	55	μA
		V <sub>CC</sub> = 1.9V, T <sub>A</sub> = 85°C	—	43	90	μA
		V <sub>CC</sub> = 1.9V, T <sub>A</sub> = 125°C	—	135	—	μA




1. T<sub>A</sub> = 25°C, frequency = 1.0 MHz.

2. Device configured with 16-bit counters.

3. I<sub>CC</sub> varies with specific device configuration and operating frequency.

4. V<sub>CCO</sub> = 3.6V, V<sub>IN</sub> = 0V or V<sub>CCO</sub>, bus maintenance turned off. V<sub>IN</sub> above V<sub>CCO</sub> will add transient current above the specified standby I<sub>CC</sub>.

5. Includes V<sub>CCO</sub> current without output loading.





## ispMACH 4000Z External Switching Characteristics

Over Recommended Operating Conditions

Parameter	Description <sup>1, 2, 3</sup>	-35		-37		-42		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>PD</sub>	5-PT bypass combinatorial propagation delay	—	3.5	—	3.7	—	4.2	ns
t <sub>PD_MC</sub>	20-PT combinatorial propagation delay through macrocell	—	4.4	—	4.7	—	5.7	ns
t <sub>S</sub>	GLB register setup time before clock	2.2	—	2.5	—	2.7	—	ns
t <sub>ST</sub>	GLB register setup time before clock with T-type register	2.4	—	2.7	—	2.9	—	ns
t <sub>SIR</sub>	GLB register setup time before clock, input register path	1.0	—	1.1	—	1.3	—	ns
t <sub>SIRZ</sub>	GLB register setup time before clock with zero hold	2.0	—	2.1	—	2.6	—	ns
t <sub>H</sub>	GLB register hold time after clock	0.0	—	0.0	—	0.0	—	ns
t <sub>HT</sub>	GLB register hold time after clock with T-type register	0.0	—	0.0	—	0.0	—	ns
t <sub>HIR</sub>	GLB register hold time after clock, input register path	1.0	—	1.0	—	1.3	—	ns
t <sub>HIRZ</sub>	GLB register hold time after clock, input register path with zero hold	0.0	—	0.0	—	0.0	—	ns
t <sub>CO</sub>	GLB register clock-to-output delay	—	3.0	—	3.2	—	3.5	ns
t <sub>R</sub>	External reset pin to output delay	—	5.0	—	6.0	—	7.3	ns
t <sub>RW</sub>	External reset pulse duration	1.5	—	1.7	—	2.0	—	ns
t <sub>PTOE/DIS</sub>	Input to output local product term output enable/disable	—	7.0	—	8.0	—	8.0	ns
t <sub>GPTOE/DIS</sub>	Input to output global product term output enable/disable	—	6.5	—	7.0	—	8.0	ns
t <sub>GOE/DIS</sub>	Global OE input to output enable/disable	—	4.5	—	4.5	—	4.8	ns
t <sub>CW</sub>	Global clock width, high or low	1.0	—	1.5	—	1.8	—	ns
t <sub>GW</sub>	Global gate width low (for low transparent) or high (for high transparent)	1.0	—	1.5	—	1.8	—	ns
t <sub>WIR</sub>	Input register clock width, high or low	1.0	—	1.5	—	1.8	—	ns
f <sub>MAX</sub> <sup>4</sup>	Clock frequency with internal feedback	—	267	—	250	—	220	MHz
f <sub>MAX</sub> (Ext.)	clock frequency with external feedback, [1 / (t <sub>S</sub> + t <sub>CO</sub> )]	—	192	—	175	—	161	MHz

1. Timing numbers are based on default LVCMOS 1.8 I/O buffers. Use timing adjusters provided to calculate other standards.

Timing v.2.2

2. Measured using standard switching GRP loading of 1 and 1 output switching.

3. Pulse widths and clock widths less than minimum will cause unknown behavior.

4. Standard 16-bit counter using GRP feedback.

## ispMACH 4000V/B/C Internal Timing Parameters

Over Recommended Operating Conditions

Parameter	Description	-5		-75		-10		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
In/Out Delays								
t <sub>IN</sub>	Input Buffer Delay	—	0.95	—	1.50	—	2.00	ns
t <sub>GOE</sub>	Global OE Pin Delay	—	4.04	—	6.04	—	7.04	ns
t <sub>GCLK_IN</sub>	Global Clock Input Buffer Delay	—	1.83	—	2.28	—	3.28	ns
t <sub>BUF</sub>	Delay through Output Buffer	—	1.00	—	1.50	—	1.50	ns
t <sub>EN</sub>	Output Enable Time	—	0.96	—	0.96	—	0.96	ns
t <sub>DIS</sub>	Output Disable Time	—	0.96	—	0.96	—	0.96	ns
Routing/GLB Delays								
t <sub>ROUTE</sub>	Delay through GRP	—	1.51	—	2.26	—	3.26	ns
t <sub>MCELL</sub>	Macrocell Delay	—	1.05	—	1.45	—	1.95	ns
t <sub>INREG</sub>	Input Buffer to Macrocell Register Delay	—	0.56	—	0.96	—	1.46	ns
t <sub>FBK</sub>	Internal Feedback Delay	—	0.00	—	0.00	—	0.00	ns
t <sub>PDb</sub>	5-PT Bypass Propagation Delay	—	1.54	—	2.24	—	3.24	ns
t <sub>PDi</sub>	Macrocell Propagation Delay	—	0.94	—	1.24	—	1.74	ns
Register/Latch Delays								
t <sub>S</sub>	D-Register Setup Time (Global Clock)	1.32	—	1.57	—	1.57	—	ns
t <sub>S_PT</sub>	D-Register Setup Time (Product Term Clock)	1.32	—	1.32	—	1.32	—	ns
t <sub>ST</sub>	T-Register Setup Time (Global Clock)	1.52	—	1.77	—	1.77	—	ns
t <sub>ST_PT</sub>	T-Register Setup Time (Product Term Clock)	1.32	—	1.32	—	1.32	—	ns
t <sub>H</sub>	D-Register Hold Time	1.68	—	2.93	—	3.93	—	ns
t <sub>HT</sub>	T-Register Hold Time	1.68	—	2.93	—	3.93	—	ns
t <sub>SIR</sub>	D-Input Register Setup Time (Global Clock)	1.52	—	1.57	—	1.57	—	ns
t <sub>SIR_PT</sub>	D-Input Register Setup Time (Product Term Clock)	1.45	—	1.45	—	1.45	—	ns
t <sub>HIR</sub>	D-Input Register Hold Time (Global Clock)	0.68	—	1.18	—	1.18	—	ns
t <sub>HIR_PT</sub>	D-Input Register Hold Time (Product Term Clock)	0.68	—	1.18	—	1.18	—	ns
t <sub>COi</sub>	Register Clock to Output/Feedback MUX Time	—	0.52	—	0.67	—	1.17	ns
t <sub>CES</sub>	Clock Enable Setup Time	2.25	—	2.25	—	2.25	—	ns
t <sub>CEH</sub>	Clock Enable Hold Time	1.88	—	1.88	—	1.88	—	ns
t <sub>SL</sub>	Latch Setup Time (Global Clock)	1.32	—	1.57	—	1.57	—	ns
t <sub>SL_PT</sub>	Latch Setup Time (Product Term Clock)	1.32	—	1.32	—	1.32	—	ns
t <sub>HL</sub>	Latch Hold Time	1.17	—	1.17	—	1.17	—	ns
t <sub>GOi</sub>	Latch Gate to Output/Feedback MUX Time	—	0.33	—	0.33	—	0.33	ns
t <sub>PDLi</sub>	Propagation Delay through Transparent Latch to Output/ Feedback MUX	—	0.25	—	0.25	—	0.25	ns
t <sub>SRI</sub>	Asynchronous Reset or Set to Output/Feedback MUX Delay	0.28	—	0.28	—	0.28	—	ns
t <sub>SRR</sub>	Asynchronous Reset or Set Recovery Time	1.67	—	1.67	—	1.67	—	ns
Control Delays								
t <sub>BCLK</sub>	GLB PT Clock Delay	—	1.12	—	1.12	—	0.62	ns
t <sub>PTCLK</sub>	Macrocell PT Clock Delay	—	0.87	—	0.87	—	0.87	ns
t <sub>BSR</sub>	GLB PT Set/Reset Delay	—	1.83	—	1.83	—	1.83	ns
t <sub>PTSR</sub>	Macrocell PT Set/Reset Delay	—	2.51	—	3.41	—	3.41	ns

## Signal Descriptions

Signal Names	Description
TMS	Input – This pin is the IEEE 1149.1 Test Mode Select input, which is used to control the state machine.
TCK	Input – This pin is the IEEE 1149.1 Test Clock input pin, used to clock through the state machine.
TDI	Input – This pin is the IEEE 1149.1 Test Data In pin, used to load data.
TDO	Output – This pin is the IEEE 1149.1 Test Data Out pin used to shift data out.
GOE0/IO, GOE1/IO	These pins are configured to be either Global Output Enable Input or as general I/O pins.
GND	Ground
NC	Not Connected
V <sub>CC</sub>	The power supply pins for logic core and JTAG port.
CLK0/I, CLK1/I, CLK2/I, CLK3/I	These pins are configured to be either CLK input or as an input.
V <sub>CC00</sub> , V <sub>CC01</sub>	The power supply pins for each I/O bank.
yzz	Input/Output <sup>1</sup> – These are the general purpose I/O used by the logic array. y is GLB reference (alpha) and z is macrocell reference (numeric). z: 0-15.
	ispMACH 4032 y: A-B
	ispMACH 4064 y: A-D
	ispMACH 4128 y: A-H
	ispMACH 4256 y: A-P
	ispMACH 4384 y: A-P, AX-HX
	ispMACH 4512 y: A-P, AX-PX

1. In some packages, certain I/Os are only available for use as inputs. See the signal connections table for details.

## ispMACH 4000V/B/C ORP Reference Table

	4032V/B/C		4064V/B/C			4128V/B/C			4256V/B/C				4384V/B/C		4512V/B/C	
Number of I/Os	30 <sup>1</sup>	32	30 <sup>2</sup>	32	64	64	92 <sup>3</sup>	96	64	96 <sup>4</sup>	128	160	128	192	128	208
Number of GLBs	2	2	4	4	4	8	8	8	16	16	16	16	16	16	16	16
Number of I/Os / GLB	16	16	8	8	16	8	12	12	4	8	8	10	8	8	8	Mixture of 8 & 4 <sup>5</sup>
Reference ORP Table	16 I/Os / GLB		8 I/Os / GLB		16 I/Os / GLB	8 I/Os / GLB	12 I/Os / GLB		4 I/Os / GLB	8 I/Os / GLB	8 I/Os / GLB	10 I/Os / GLB	8 I/Os / GLB		8 I/Os / GLB	8 I/Os / GLB 4 I/Os / GLB

1. 32-macrocell device, 44 TQFP: 2 GLBs have 15 out of 16 I/Os bonded out.

2. 64-macrocells device, 44 TQFP: 2 GLBs have 7 out of 8 I/Os bonded out.

3. 128-macrocell device, 128 TQFP: 4 GLBs have 11 out of 12 I/Os

4. 256-macrocell device, 144 TQFP: 16 GLBs have 6 I/Os per

5. 512-macrocell device: 20 GLBs have 8 I/Os per, 12 GLBs have 4 I/Os per

## ispMACH 4000Z ORP Reference Table

	4032Z	4064Z		4128Z		4256Z		
Number of I/Os	32	32	64	64	96	64	96 <sup>1</sup>	128
Number of GLBs	2	4	4	8	8	16	16	16
Number of I/Os / GLB	16	8	16	8	12	4	8	8
Reference ORP Table	16 I/Os / GLB	8 I/Os / GLB	16 I/Os / GLB	8 I/Os / GLB	12 I/Os / GLB	4 I/Os / GLB	8 I/Os / GLB	8 I/Os / GLB

1. 256-macrocell device, 132 csBGA: 16 GLBs have 6 I/Os per

**ispMACH 4064V/B/C/Z, 4128V/B/C/Z, 4256V/B/C/Z Logic Signal Connections:  
100-Pin TQFP (Cont.)**

Pin Number	Bank Number	ispMACH 4064V/B/C/Z		ispMACH 4128V/B/C/Z		ispMACH 4256V/B/C/Z	
		GLB/MC/Pad	ORP	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP
83	1	VCCO (Bank 1)	-	VCCO (Bank 1)	-	VCCO (Bank 1)	-
84	1	D3	D <sup>3</sup>	H6	H <sup>3</sup>	P12	P <sup>3</sup>
85	1	D2	D <sup>2</sup>	H4	H <sup>2</sup>	P10	P <sup>2</sup>
86	1	D1	D <sup>1</sup>	H2	H <sup>1</sup>	P6	P <sup>1</sup>
87	1	D0/GOE1	D <sup>0</sup>	H0/GOE1	H <sup>0</sup>	P2/OE1	P <sup>0</sup>
88	1	CLK3/I	-	CLK3/I	-	CLK3/I	-
89	0	CLK0/I	-	CLK0/I	-	CLK0/I	-
90	-	VCC	-	VCC	-	VCC	-
91	0	A0/GOE0	A <sup>0</sup>	A0/GOE0	A <sup>0</sup>	A2/GOE0	A <sup>0</sup>
92	0	A1	A <sup>1</sup>	A2	A <sup>1</sup>	A6	A <sup>1</sup>
93	0	A2	A <sup>2</sup>	A4	A <sup>2</sup>	A10	A <sup>2</sup>
94	0	A3	A <sup>3</sup>	A6	A <sup>3</sup>	A12	A <sup>3</sup>
95	0	VCCO (Bank 0)	-	VCCO (Bank 0)	-	VCCO (Bank 0)	-
96	0	GND (Bank 0)	-	GND (Bank 0)	-	GND (Bank 0)	-
97	0	A4	A <sup>4</sup>	A8	A <sup>4</sup>	B2	B <sup>0</sup>
98	0	A5	A <sup>5</sup>	A10	A <sup>5</sup>	B6	B <sup>1</sup>
99	0	A6	A <sup>6</sup>	A12	A <sup>6</sup>	B10	B <sup>2</sup>
100	0	A7	A <sup>7</sup>	A14	A <sup>7</sup>	B12	B <sup>3</sup>

\*This pin is input only.

**ispMACH 4128V/B/C Logic Signal Connections: 128-Pin TQFP**

Pin Number	Bank Number	ispMACH 4128V/B/C	
		GLB/MC/Pad	ORP
1	0	GND	-
2	0	TDI	-
3	0	VCCO (Bank 0)	-
4	0	B0	B <sup>0</sup>
5	0	B1	B <sup>1</sup>
6	0	B2	B <sup>2</sup>
7	0	B4	B <sup>3</sup>
8	0	B5	B <sup>4</sup>
9	0	B6	B <sup>5</sup>
10	0	GND (Bank 0)	-
11	0	B8	B <sup>6</sup>
12	0	B9	B <sup>7</sup>
13	0	B10	B <sup>8</sup>
14	0	B12	B <sup>9</sup>
15	0	B13	B <sup>10</sup>
16	0	B14	B <sup>11</sup>
17	0	VCCO (Bank 0)	-
18	0	C14	C <sup>11</sup>

**ispMACH 4128V/B/C Logic Signal Connections: 128-Pin TQFP (Cont.)**

Pin Number	Bank Number	ispMACH 4128V/B/C	
		GLB/MC/Pad	ORP
19	0	C13	C <sup>10</sup>
20	0	C12	C <sup>9</sup>
21	0	C10	C <sup>8</sup>
22	0	C9	C <sup>7</sup>
23	0	C8	C <sup>6</sup>
24	0	GND (Bank 0)	-
25	0	C6	C <sup>5</sup>
26	0	C5	C <sup>4</sup>
27	0	C4	C <sup>3</sup>
28	0	C2	C <sup>2</sup>
29	0	C0	C <sup>0</sup>
30	0	VCCO (Bank 0)	-
31	0	TCK	-
32	0	VCC	-
33	0	GND	-
34	0	D14	D <sup>11</sup>
35	0	D13	D <sup>10</sup>
36	0	D12	D <sup>9</sup>
37	0	D10	D <sup>8</sup>
38	0	D9	D <sup>7</sup>
39	0	D8	D <sup>6</sup>
40	0	GND (Bank 0)	-
41	0	VCCO (Bank 0)	-
42	0	D6	D <sup>5</sup>
43	0	D5	D <sup>4</sup>
44	0	D4	D <sup>3</sup>
45	0	D2	D <sup>2</sup>
46	0	D1	D <sup>1</sup>
47	0	D0	D <sup>0</sup>
48	0	CLK1/I	-
49	1	GND (Bank 1)	-
50	1	CLK2/I	-
51	1	VCC	-
52	1	E0	E <sup>0</sup>
53	1	E1	E <sup>1</sup>
54	1	E2	E <sup>2</sup>
55	1	E4	E <sup>3</sup>
56	1	E5	E <sup>4</sup>
57	1	E6	E <sup>5</sup>
58	1	VCCO (Bank 1)	-
59	1	GND (Bank 1)	-
60	1	E8	E <sup>6</sup>
61	1	E9	E <sup>7</sup>

**ispMACH 4064Z, 4128Z and 4256Z Logic Signal Connections:  
132-Ball csBGA (Cont.)**

Ball Number	Bank Number	ispMACH 4064Z		ispMACH 4128Z		ispMACH 4256Z	
		GLB/MC/Pad	ORP	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP
D13	1	D10	D <sup>^</sup> 10	G4	G <sup>^</sup> 3	N6	N <sup>^</sup> 3
D14	1	D9	D <sup>^</sup> 9	G2	G <sup>^</sup> 2	N8	N <sup>^</sup> 4
D12	1	D8	D <sup>^</sup> 8	G1	G <sup>^</sup> 1	N10	N <sup>^</sup> 5
C14	1	I	-	G0	G <sup>^</sup> 0	N12	N <sup>^</sup> 6
C13	1	NC	-	VCCO (Bank 1)	-	VCCO (Bank 1)	-
B14	-	TDO	-	TDO	-	TDO	-
A14	-	VCC	-	VCC	-	VCC	-
A13	-	GND	-	GND	-	GND	-
B13	1	NC	-	H14	H <sup>^</sup> 11	O12	O <sup>^</sup> 6
A12	1	I	-	H13	H <sup>^</sup> 10	O10	O <sup>^</sup> 5
C12	1	D7	D <sup>^</sup> 7	H12	H <sup>^</sup> 9	O8	O <sup>^</sup> 4
B12	1	D6	D <sup>^</sup> 6	H10	H <sup>^</sup> 8	O6	O <sup>^</sup> 3
A11	1	D5	D <sup>^</sup> 5	H9	H <sup>^</sup> 7	O4	O <sup>^</sup> 2
C11	1	D4	D <sup>^</sup> 4	H8	H <sup>^</sup> 6	O2	O <sup>^</sup> 1
B11	1	GND (Bank 1)	-	GND (Bank 1)	-	GND (Bank 1)	-
A10	1	VCCO (Bank 1)	-	VCCO (Bank 1)	-	VCCO (Bank 1)	-
B10	1	NC	-	H6	H <sup>^</sup> 5	P12	P <sup>^</sup> 6
C10	1	NC	-	H5	H <sup>^</sup> 4	P10	P <sup>^</sup> 5
B9	1	D3	D <sup>^</sup> 3	H4	H <sup>^</sup> 3	P8	P <sup>^</sup> 4
A9	1	D2	D <sup>^</sup> 2	H2	H <sup>^</sup> 2	P6	P <sup>^</sup> 3
C9	1	D1	D <sup>^</sup> 1	H1	H <sup>^</sup> 1	P4	P <sup>^</sup> 2
A8	1	D0/GOE1	D <sup>^</sup> 0	H0/GOE1	H <sup>^</sup> 0	P2/GOE1	P <sup>^</sup> 1
B8	1	CLK3/I	-	CLK3/I	-	CLK3/I	-
C8	0	CLK0/I	-	CLK0/I	-	CLK0/I	-
B7	-	VCC	-	VCC	-	VCC	-
A7	0	NC <sup>1</sup>	-	NC <sup>1</sup>	-	I <sup>1</sup>	-
C7	0	A0/GOE0	A <sup>^</sup> 0	A0/GOE0	A <sup>^</sup> 0	A2/GOE0	A <sup>^</sup> 1
A6	0	A1	A <sup>^</sup> 1	A1	A <sup>^</sup> 1	A4	A <sup>^</sup> 2
B6	0	A2	A <sup>^</sup> 2	A2	A <sup>^</sup> 2	A6	A <sup>^</sup> 3
C6	0	A3	A <sup>^</sup> 3	A4	A <sup>^</sup> 3	A8	A <sup>^</sup> 4
B5	0	NC	-	A5	A <sup>^</sup> 4	A10	A <sup>^</sup> 5
A5	0	NC	-	A6	A <sup>^</sup> 5	A12	A <sup>^</sup> 6
C5	0	VCCO (Bank 0)	-	VCCO (Bank 0)	-	VCCO (Bank 0)	-
B4	0	GND (Bank 0)	-	GND (Bank 0)	-	GND (Bank 0)	-
A4	0	NC	-	A8	A <sup>^</sup> 6	B2	B <sup>^</sup> 1
C4	0	A4	A <sup>^</sup> 4	A9	A <sup>^</sup> 7	B4	B <sup>^</sup> 2
A3	0	A5	A <sup>^</sup> 5	A10	A <sup>^</sup> 8	B6	B <sup>^</sup> 3
B3	0	A6	A <sup>^</sup> 6	A12	A <sup>^</sup> 9	B8	B <sup>^</sup> 4
A2	0	A7	A <sup>^</sup> 7	A13	A <sup>^</sup> 10	B10	B <sup>^</sup> 5
A1	0	NC	-	A14	A <sup>^</sup> 11	B12	B <sup>^</sup> 6

1. For device migration considerations, these NC pins are input signal pins in ispMACH 4256Z device.

**ispMACH 4256V/B/C/Z, 4384V/B/C, 4512V/B/C, Logic Signal Connections:  
176-Pin TQFP (Cont.)**

Pin Number	Bank Number	ispMACH 4256V/B/C/Z		ispMACH 4384V/B/C		ispMACH 4512V/B/C	
		GLB/MC/Pad	ORP	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP
19	0	D4	D <sup>^</sup> 2	E4	E <sup>^</sup> 2	G4	G <sup>^</sup> 2
20	0	D2	D <sup>^</sup> 1	E2	E <sup>^</sup> 1	G2	G <sup>^</sup> 1
21	0	D0	D <sup>^</sup> 0	E0	E <sup>^</sup> 0	G0	G <sup>^</sup> 0
22	0	VCCO (Bank 0)	-	VCCO (Bank 0)	-	VCCO (Bank 0)	-
23	0	E0	E <sup>^</sup> 0	H0	H <sup>^</sup> 0	J0	J <sup>^</sup> 0
24	0	E2	E <sup>^</sup> 1	H2	H <sup>^</sup> 1	J2	J <sup>^</sup> 1
25	0	E4	E <sup>^</sup> 2	H4	H <sup>^</sup> 2	J4	J <sup>^</sup> 2
26	0	E6	E <sup>^</sup> 3	H6	H <sup>^</sup> 3	J6	J <sup>^</sup> 3
27	0	E8	E <sup>^</sup> 4	H8	H <sup>^</sup> 4	J8	J <sup>^</sup> 4
28	0	E10	E <sup>^</sup> 5	H10	H <sup>^</sup> 5	J10	J <sup>^</sup> 5
29	0	E12	E <sup>^</sup> 6	H12	H <sup>^</sup> 6	J12	J <sup>^</sup> 6
30	0	E14	E <sup>^</sup> 7	H14	H <sup>^</sup> 7	J14	J <sup>^</sup> 7
31	0	GND (Bank 0)	-	GND (Bank 0)	-	GND (Bank 0)	-
32	0	F0	F <sup>^</sup> 0	J0	J <sup>^</sup> 0	N0	N <sup>^</sup> 0
33	0	F2	F <sup>^</sup> 1	J2	J <sup>^</sup> 1	N2	N <sup>^</sup> 1
34	0	F4	F <sup>^</sup> 2	J4	J <sup>^</sup> 2	N4	N <sup>^</sup> 2
35	0	F6	F <sup>^</sup> 3	J6	J <sup>^</sup> 3	N6	N <sup>^</sup> 3
36	0	F8	F <sup>^</sup> 4	J8	J <sup>^</sup> 4	N8	N <sup>^</sup> 4
37	0	F10	F <sup>^</sup> 5	J10	J <sup>^</sup> 5	N10	N <sup>^</sup> 5
38	0	F12	F <sup>^</sup> 6	J12	J <sup>^</sup> 6	N12	N <sup>^</sup> 6
39	0	F14	F <sup>^</sup> 7	J14	J <sup>^</sup> 7	N14	N <sup>^</sup> 7
40	0	VCCO (Bank 0)	-	VCCO (Bank 0)	-	VCCO (Bank 0)	-
41	-	TCK	-	TCK	-	TCK	-
42	-	VCC	-	VCC	-	VCC	-
43	-	NC	-	NC	-	NC	-
44	-	NC	-	NC	-	NC	-
45	-	NC	-	NC	-	NC	-
46	-	GND	-	GND (Bank 0)	-	GND	-
47	0	G14	G <sup>^</sup> 7	K14	K <sup>^</sup> 7	O14	O <sup>^</sup> 7
48	0	G12	G <sup>^</sup> 6	K12	K <sup>^</sup> 6	O12	O <sup>^</sup> 6
49	0	G10	G <sup>^</sup> 5	K10	K <sup>^</sup> 5	O10	O <sup>^</sup> 5
50	0	G8	G <sup>^</sup> 4	K8	K <sup>^</sup> 4	O8	O <sup>^</sup> 4
51	0	G6	G <sup>^</sup> 3	K6	K <sup>^</sup> 3	O6	O <sup>^</sup> 3
52	0	G4	G <sup>^</sup> 2	K4	K <sup>^</sup> 2	O4	O <sup>^</sup> 2
53	0	G2	G <sup>^</sup> 1	K2	K <sup>^</sup> 1	O2	O <sup>^</sup> 1
54	0	G0	G <sup>^</sup> 0	K0	K <sup>^</sup> 0	O0	O <sup>^</sup> 0
55	0	GND (Bank 0)	-	GND (Bank 0)	-	GND (Bank 0)	-
56	0	VCCO (Bank 0)	-	VCCO (Bank 0)	-	VCCO (Bank 0)	-
57	0	H14	H <sup>^</sup> 7	L14	L <sup>^</sup> 7	P14	P <sup>^</sup> 7
58	0	H12	H <sup>^</sup> 6	L12	L <sup>^</sup> 6	P12	P <sup>^</sup> 6
59	0	H10	H <sup>^</sup> 5	L10	L <sup>^</sup> 5	P10	P <sup>^</sup> 5

**ispMACH 4256V/B/C, 4384V/B/C, 4512V/B/C Logic Signal Connections:  
256-Ball ftBGA/fpBGA (Cont.)**

Ball Number	I/O Bank	ispMACH 4256V/B/C 128-I/O		ispMACH 4256V/B/C 160-I/O		ispMACH 4384V/B/C		ispMACH 4512V/B/C	
		GLB/MC/Pad	ORP	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP
R5	0	NC	-	NC	-	NC	-	L4	L <sup>^</sup> 1
T5	0	NC	-	NC	-	I2	I <sup>^</sup> 1	L8	L <sup>^</sup> 2
R6	0	NC	-	NC	-	I0	I <sup>^</sup> 0	L12	L <sup>^</sup> 3
T6	0	NC	-	H14	H <sup>^</sup> 9	G12	G <sup>^</sup> 6	M8	M <sup>^</sup> 2
N7	0	NC	-	H12	H <sup>^</sup> 8	G14	G <sup>^</sup> 7	M12	M <sup>^</sup> 3
P7	0	H14	H <sup>^</sup> 7	H10	H <sup>^</sup> 7	L14	L <sup>^</sup> 7	P14	P <sup>^</sup> 7
R7	0	H12	H <sup>^</sup> 6	H9	H <sup>^</sup> 6	L12	L <sup>^</sup> 6	P12	P <sup>^</sup> 6
L8	0	H10	H <sup>^</sup> 5	H8	H <sup>^</sup> 5	L10	L <sup>^</sup> 5	P10	P <sup>^</sup> 5
T7	0	H8	H <sup>^</sup> 4	H6	H <sup>^</sup> 4	L8	L <sup>^</sup> 4	P8	P <sup>^</sup> 4
M8	0	H6	H <sup>^</sup> 3	H4	H <sup>^</sup> 3	L6	L <sup>^</sup> 3	P6	P <sup>^</sup> 3
N8	0	H4	H <sup>^</sup> 2	H2	H <sup>^</sup> 2	L4	L <sup>^</sup> 2	P4	P <sup>^</sup> 2
R8	0	H2	H <sup>^</sup> 1	H1	H <sup>^</sup> 1	L2	L <sup>^</sup> 1	P2	P <sup>^</sup> 1
P8	0	H0	H <sup>^</sup> 0	H0	H <sup>^</sup> 0	L0	L <sup>^</sup> 0	P0	P <sup>^</sup> 0
-	-	GND	-	GND	-	GND	-	GND	-
T8	0	CLK1/I	-	CLK1/I	-	CLK1/I	-	CLK1/I	-
-	1	GND (Bank 1)	-	GND (Bank 1)	-	GND (Bank 1)	-	GND (Bank 1)	-
N9	1	CLK2/I	-	CLK2/I	-	CLK2/I	-	CLK2/I	-
-	-	VCC	-	VCC	-	VCC	-	VCC	-
P9	1	I0	I <sup>^</sup> 0	I0	I <sup>^</sup> 0	M0	M <sup>^</sup> 0	AX0	AX <sup>^</sup> 0
R9	1	I2	I <sup>^</sup> 1	I1	I <sup>^</sup> 1	M2	M <sup>^</sup> 1	AX2	AX <sup>^</sup> 1
T9	1	I4	I <sup>^</sup> 2	I2	I <sup>^</sup> 2	M4	M <sup>^</sup> 2	AX4	AX <sup>^</sup> 2
T10	1	I6	I <sup>^</sup> 3	I4	I <sup>^</sup> 3	M6	M <sup>^</sup> 3	AX6	AX <sup>^</sup> 3
R10	1	I8	I <sup>^</sup> 4	I6	I <sup>^</sup> 4	M8	M <sup>^</sup> 4	AX8	AX <sup>^</sup> 4
M9	1	I10	I <sup>^</sup> 5	I8	I <sup>^</sup> 5	M10	M <sup>^</sup> 5	AX10	AX <sup>^</sup> 5
P10	1	I12	I <sup>^</sup> 6	I9	I <sup>^</sup> 6	M12	M <sup>^</sup> 6	AX12	AX <sup>^</sup> 6
L9	1	I14	I <sup>^</sup> 7	I10	I <sup>^</sup> 7	M14	M <sup>^</sup> 7	AX14	AX <sup>^</sup> 7
N10	1	NC	-	I12	I <sup>^</sup> 8	BX14	BX <sup>^</sup> 7	DX0	DX <sup>^</sup> 0
T11	1	NC	-	I14	I <sup>^</sup> 9	BX12	BX <sup>^</sup> 6	DX4	DX <sup>^</sup> 1
R11	1	NC	-	NC	-	P0	P <sup>^</sup> 0	EX0	EX <sup>^</sup> 0
T12	1	NC	-	NC	-	P2	P <sup>^</sup> 1	EX4	EX <sup>^</sup> 1
N12	1	NC	-	NC	-	NC	-	EX8	EX <sup>^</sup> 2
-	1	VCCO (Bank 1)	-	VCCO (Bank 1)	-	VCCO (Bank 1)	-	VCCO (Bank 1)	-
-	1	GND (Bank 1)	-	GND (Bank 1)	-	GND (Bank 1)	-	GND (Bank 1)	-
R12	1	NC	-	NC	-	NC	-	EX12	EX <sup>^</sup> 3
T13	1	NC	-	J0	J <sup>^</sup> 0	BX10	BX <sup>^</sup> 5	DX8	DX <sup>^</sup> 2
P12	1	NC	-	J1	J <sup>^</sup> 1	BX8	BX <sup>^</sup> 4	DX12	DX <sup>^</sup> 3
M10	1	J0	J <sup>^</sup> 0	J2	J <sup>^</sup> 2	N0	N <sup>^</sup> 0	BX0	BX <sup>^</sup> 0
R13	1	J2	J <sup>^</sup> 1	J4	J <sup>^</sup> 3	N2	N <sup>^</sup> 1	BX2	BX <sup>^</sup> 1
L10	1	J4	J <sup>^</sup> 2	J6	J <sup>^</sup> 4	N4	N <sup>^</sup> 2	BX4	BX <sup>^</sup> 2
T14	1	J6	J <sup>^</sup> 3	J8	J <sup>^</sup> 5	N6	N <sup>^</sup> 3	BX6	BX <sup>^</sup> 3
M11	1	J8	J <sup>^</sup> 4	J9	J <sup>^</sup> 6	N8	N <sup>^</sup> 4	BX8	BX <sup>^</sup> 4




**ispMACH 4256V/B/C, 4384V/B/C, 4512V/B/C Logic Signal Connections:  
256-Ball ftBGA/fpBGA (Cont.)**

Ball Number	I/O Bank	ispMACH 4256V/B/C 128-I/O		ispMACH 4256V/B/C 160-I/O		ispMACH 4384V/B/C		ispMACH 4512V/B/C	
		GLB/MC/Pad	ORP	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP
H15	1	M2	M <sup>1</sup>	M1	M <sup>1</sup>	DX2	DX <sup>1</sup>	JX2	JX <sup>1</sup>
H14	1	M4	M <sup>2</sup>	M2	M <sup>2</sup>	DX4	DX <sup>2</sup>	JX4	JX <sup>2</sup>
H13	1	M6	M <sup>3</sup>	M4	M <sup>3</sup>	DX6	DX <sup>3</sup>	JX6	JX <sup>3</sup>
G16	1	M8	M <sup>4</sup>	M6	M <sup>4</sup>	DX8	DX <sup>4</sup>	JX8	JX <sup>4</sup>
H12	1	M10	M <sup>5</sup>	M8	M <sup>5</sup>	DX10	DX <sup>5</sup>	JX10	JX <sup>5</sup>
G15	1	M12	M <sup>6</sup>	M9	M <sup>6</sup>	DX12	DX <sup>6</sup>	JX12	JX <sup>6</sup>
H11	1	M14	M <sup>7</sup>	M10	M <sup>7</sup>	DX14	DX <sup>7</sup>	JX14	JX <sup>7</sup>
F16	1	NC	-	M12	M <sup>8</sup>	CX0	CX <sup>0</sup>	IX0	IX <sup>0</sup>
G13	1	NC	-	M14	M <sup>9</sup>	CX2	CX <sup>1</sup>	IX4	IX <sup>1</sup>
G14	1	NC	-	NC	-	EX14	EX <sup>7</sup>	KX0	KX <sup>0</sup>
F15	1	NC	-	NC	-	EX12	EX <sup>6</sup>	KX2	KX <sup>1</sup>
E16	1	NC	-	NC	-	NC	-	KX4	KX <sup>2</sup>
-	1	GND (Bank 1)	-	GND (Bank 1)	-	GND (Bank 1)	-	GND (Bank 1)	-
-	1	-	-	VCCO (Bank 1)	-	VCCO (Bank 1)	-	VCCO (Bank 1)	-
E15	1	NC	-	NC	-	NC	-	KX6	KX <sup>3</sup>
G12	1	NC	-	NC	-	EX10	EX <sup>5</sup>	KX8	KX <sup>4</sup>
E13	1	NC	-	NC	-	EX8	EX <sup>4</sup>	KX10	KX <sup>5</sup>
D16	1	NC	-	N0	N <sup>0</sup>	CX4	CX <sup>2</sup>	IX8	IX <sup>2</sup>
E14	1	NC	-	N1	N <sup>1</sup>	CX6	CX <sup>3</sup>	IX12	IX <sup>3</sup>
G11	1	N0	N <sup>0</sup>	N2	N <sup>2</sup>	FX0	FX <sup>0</sup>	NX0	NX <sup>0</sup>
D15	1	N2	N <sup>1</sup>	N4	N <sup>3</sup>	FX2	FX <sup>1</sup>	NX2	NX <sup>1</sup>
F11	1	N4	N <sup>2</sup>	N6	N <sup>4</sup>	FX4	FX <sup>2</sup>	NX4	NX <sup>2</sup>
C16	1	N6	N <sup>3</sup>	N8	N <sup>5</sup>	FX6	FX <sup>3</sup>	NX6	NX <sup>3</sup>
F12	1	N8	N <sup>4</sup>	N9	N <sup>6</sup>	FX8	FX <sup>4</sup>	NX8	NX <sup>4</sup>
D14	1	N10	N <sup>5</sup>	N10	N <sup>7</sup>	FX10	FX <sup>5</sup>	NX10	NX <sup>5</sup>
C15	1	N12	N <sup>6</sup>	N12	N <sup>8</sup>	FX12	FX <sup>6</sup>	NX12	NX <sup>6</sup>
B16	1	N14	N <sup>7</sup>	N14	N <sup>9</sup>	FX14	FX <sup>7</sup>	NX14	NX <sup>7</sup>
-	1	VCCO (Bank 1)	-	VCCO (Bank 1)	-	VCCO (Bank 1)	-	VCCO (Bank 1)	-
C14	-	TDO	-	TDO	-	TDO	-	TDO	-
-	-	VCC	-	VCC	-	VCC	-	VCC	-
-	-	GND	-	GND	-	GND	-	GND	-
-	1	-	-	GND (Bank 1)	-	GND (Bank 1)	-	GND (Bank 1)	-
A15	1	NC	-	NC	-	EX6	EX <sup>3</sup>	KX12	KX <sup>6</sup>
B14	1	NC	-	NC	-	EX4	EX <sup>2</sup>	KX14	KX <sup>7</sup>
E12	1	O14	O <sup>7</sup>	O14	O <sup>9</sup>	GX14	GX <sup>7</sup>	OX14	OX <sup>7</sup>
A14	1	O12	O <sup>6</sup>	O12	O <sup>8</sup>	GX12	GX <sup>6</sup>	OX12	OX <sup>6</sup>
C13	1	O10	O <sup>5</sup>	O10	O <sup>7</sup>	GX10	GX <sup>5</sup>	OX10	OX <sup>5</sup>
D13	1	O8	O <sup>4</sup>	O9	O <sup>6</sup>	GX8	GX <sup>4</sup>	OX8	OX <sup>4</sup>
E11	1	O6	O <sup>3</sup>	O8	O <sup>5</sup>	GX6	GX <sup>3</sup>	OX6	OX <sup>3</sup>
B13	1	O4	O <sup>2</sup>	O6	O <sup>4</sup>	GX4	GX <sup>2</sup>	OX4	OX <sup>2</sup>
F10	1	O2	O <sup>1</sup>	O4	O <sup>3</sup>	GX2	GX <sup>1</sup>	OX2	OX <sup>1</sup>

**ispMACH 4256V/B/C, 4384V/B/C, 4512V/B/C Logic Signal Connections:  
256-Ball ftBGA/fpBGA (Cont.)**

Ball Number	I/O Bank	ispMACH 4256V/B/C 128-I/O		ispMACH 4256V/B/C 160-I/O		ispMACH 4384V/B/C		ispMACH 4512V/B/C	
		GLB/MC/Pad	ORP	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP
C12	1	O0	O <sup>0</sup>	O2	O <sup>2</sup>	GX0	GX <sup>0</sup>	OX0	OX <sup>0</sup>
E10	1	NC	-	O1	O <sup>1</sup>	CX8	CX <sup>4</sup>	MX0	MX <sup>0</sup>
A13	1	NC	-	O0	O <sup>0</sup>	CX10	CX <sup>5</sup>	MX4	MX <sup>1</sup>
D12	1	NC	-	NC	-	NC	-	LX0	LX <sup>0</sup>
-	1	GND (Bank 1)	-	GND (Bank 1)	-	GND (Bank 1)	-	GND (Bank 1)	-
-	1	VCCO (Bank 1)	-	VCCO (Bank 1)	-	VCCO (Bank 1)	-	VCCO (Bank 1)	-
B12	1	NC	-	NC	-	NC	-	LX4	LX <sup>1</sup>
A12	1	NC	-	NC	-	EX2	EX <sup>1</sup>	LX8	LX <sup>2</sup>
B11	1	NC	-	NC	-	EX0	EX <sup>0</sup>	LX12	LX <sup>3</sup>
A11	1	NC	-	P14	P <sup>9</sup>	CX12	CX <sup>6</sup>	MX8	MX <sup>2</sup>
D10	1	NC	-	P12	P <sup>8</sup>	CX14	CX <sup>7</sup>	MX12	MX <sup>3</sup>
C10	1	P14	P <sup>7</sup>	P10	P <sup>7</sup>	HX14	HX <sup>7</sup>	PX14	PX <sup>7</sup>
B10	1	P12	P <sup>6</sup>	P9	P <sup>6</sup>	HX12	HX <sup>6</sup>	PX12	PX <sup>6</sup>
A10	1	P10	P <sup>5</sup>	P8	P <sup>5</sup>	HX10	HX <sup>5</sup>	PX10	PX <sup>5</sup>
A9	1	P8	P <sup>4</sup>	P6	P <sup>4</sup>	HX8	HX <sup>4</sup>	PX8	PX <sup>4</sup>
F9	1	P6	P <sup>3</sup>	P4	P <sup>3</sup>	HX6	HX <sup>3</sup>	PX6	PX <sup>3</sup>
B9	1	P4	P <sup>2</sup>	P2	P <sup>2</sup>	HX4	HX <sup>2</sup>	PX4	PX <sup>2</sup>
E9	1	P2/GOE1	P <sup>1</sup>	P1/GOE1	P <sup>1</sup>	HX2/GOE1	HX <sup>1</sup>	PX2/GOE1	PX <sup>1</sup>
C9	1	P0	P <sup>0</sup>	P0	P <sup>0</sup>	HX0	HX <sup>0</sup>	PX0	PX <sup>0</sup>
-	-	GND	-	GND	-	GND	-	GND	-
D9	1	CLK3/I	-	CLK3/I	-	CLK3/I	-	CLK3/I	-
-	0	GND (Bank 0)	-	GND (Bank 0)	-	GND (Bank 0)	-	GND (Bank 0)	-
B8	0	CLK0/I	-	CLK0/I	-	CLK0/I	-	CLK0/I	-
-	-	VCC	-	VCC	-	VCC	-	VCC	-
D8	0	A0	A <sup>0</sup>	A0	A <sup>0</sup>	A0	A <sup>0</sup>	A0	A <sup>0</sup>
C8	0	A2/GOE0	A <sup>1</sup>	A1/GOE0	A <sup>1</sup>	A2/GOE0	A <sup>1</sup>	A2/GOE0	A <sup>1</sup>
A8	0	A4	A <sup>2</sup>	A2	A <sup>2</sup>	A4	A <sup>2</sup>	A4	A <sup>2</sup>
A7	0	A6	A <sup>3</sup>	A4	A <sup>3</sup>	A6	A <sup>3</sup>	A6	A <sup>3</sup>
B7	0	A8	A <sup>4</sup>	A6	A <sup>4</sup>	A8	A <sup>4</sup>	A8	A <sup>4</sup>
E8	0	A10	A <sup>5</sup>	A8	A <sup>5</sup>	A10	A <sup>5</sup>	A10	A <sup>5</sup>
D7	0	A12	A <sup>6</sup>	A9	A <sup>6</sup>	A12	A <sup>6</sup>	A12	A <sup>6</sup>
F8	0	A14	A <sup>7</sup>	A10	A <sup>7</sup>	A14	A <sup>7</sup>	A14	A <sup>7</sup>
C7	0	NC	-	A12	A <sup>8</sup>	F14	F <sup>7</sup>	D0	D <sup>0</sup>
A6	0	NC	-	A14	A <sup>9</sup>	F12	F <sup>6</sup>	D4	D <sup>1</sup>
B6	0	NC	-	NC	-	D14	D <sup>7</sup>	E0	E <sup>0</sup>
A5	0	NC	-	NC	-	D12	D <sup>6</sup>	E4	E <sup>1</sup>
B5	0	NC	-	NC	-	NC	-	E8	E <sup>2</sup>
-	0	VCCO (Bank 0)	-	VCCO (Bank 0)	-	VCCO (Bank 0)	-	VCCO (Bank 0)	-
-	0	GND (Bank 0)	-	GND (Bank 0)	-	GND (Bank 0)	-	GND (Bank 0)	-
D5	0	NC	-	NC	-	NC	-	E12	E <sup>3</sup>
A4	0	NC	-	B0	B <sup>0</sup>	F10	F <sup>5</sup>	D8	D <sup>2</sup>

## Part Number Description



1. For automotive AEC-Q100 compliant devices, refer to the LA-ispMACH 4000V/Z Automotive Family Data Sheet (DS1017).

2. Use ftBGA package. fpBGA package devices have been discontinued via PCN#14A-07.

## ispMACH 4000 Family Speed Grade Offering

	-25	-27	-3	-35	-37	-42	-45	-5		-75			-10
	Com	Com	Com	Com	Com	Com	Com	Com	Ind	Com	Ind	Ext	Ind
ispMACH 4032V/B/C												1	
ispMACH 4064V/B/C												1	
ispMACH 4128V/B/C												1	
ispMACH 4256V/B/C													
ispMACH 4384V/B/C													
ispMACH 4512V/B/C													
ispMACH 4032ZC												1	
ispMACH 4064ZC												1	
ispMACH 4128ZC												1	
ispMACH 4256ZC													

1. 3.3V only.

## ispMACH 4000V (3.3V) Commercial Devices (Cont.)

Device	Part Number	Macrocells	Voltage	t <sub>PD</sub>	Package	Pin/Ball Count	I/O	Grade
LC4128V	LC4128V-27T144C	128	3.3	2.7	TQFP	144	96	C
	LC4128V-5T144C	128	3.3	5	TQFP	144	96	C
	LC4128V-75T144C	128	3.3	7.5	TQFP	144	96	C
	LC4128V-27T128C	128	3.3	2.7	TQFP	128	92	C
	LC4128V-5T128C	128	3.3	5	TQFP	128	92	C
	LC4128V-75T128C	128	3.3	7.5	TQFP	128	92	C
	LC4128V-27T100C	128	3.3	2.7	TQFP	100	64	C
	LC4128V-5T100C	128	3.3	5	TQFP	100	64	C
	LC4128V-75T100C	128	3.3	7.5	TQFP	100	64	C
LC4256V	LC4256V-3FT256AC	256	3.3	3	ftBGA	256	128	C
	LC4256V-5FT256AC	256	3.3	5	ftBGA	256	128	C
	LC4256V-75FT256AC	256	3.3	7.5	ftBGA	256	128	C
	LC4256V-3FT256BC	256	3.3	3	ftBGA	256	160	C
	LC4256V-5FT256BC	256	3.3	5	ftBGA	256	160	C
	LC4256V-75FT256BC	256	3.3	7.5	ftBGA	256	160	C
	LC4256V-3F256AC <sup>1</sup>	256	3.3	3	fpBGA	256	128	C
	LC4256V-5F256AC <sup>1</sup>	256	3.3	5	fpBGA	256	128	C
	LC4256V-75F256AC <sup>1</sup>	256	3.3	7.5	fpBGA	256	128	C
	LC4256V-3F256BC <sup>1</sup>	256	3.3	3	fpBGA	256	160	C
	LC4256V-5F256BC <sup>1</sup>	256	3.3	5	fpBGA	256	160	C
	LC4256V-75F256BC <sup>1</sup>	256	3.3	7.5	fpBGA	256	160	C
	LC4256V-3T176C	256	3.3	3	TQFP	176	128	C
	LC4256V-5T176C	256	3.3	5	TQFP	176	128	C
	LC4256V-75T176C	256	3.3	7.5	TQFP	176	128	C
	LC4256V-3T144C	256	3.3	3	TQFP	144	96	C
	LC4256V-5T144C	256	3.3	5	TQFP	144	96	C
	LC4256V-75T144C	256	3.3	7.5	TQFP	144	96	C
	LC4256V-3T100C	256	3.3	3	TQFP	100	64	C
	LC4256V-5T100C	256	3.3	5	TQFP	100	64	C
	LC4256V-75T100C	256	3.3	7.5	TQFP	100	64	C
LC4384V	LC4384V-35FT256C	384	3.3	3.5	ftBGA	256	192	C
	LC4384V-5FT256C	384	3.3	5	ftBGA	256	192	C
	LC4384V-75FT256C	384	3.3	7.5	ftBGA	256	192	C
	LC4384V-35F256C <sup>1</sup>	384	3.3	3.5	fpBGA	256	192	C
	LC4384V-5F256C <sup>1</sup>	384	3.3	5	fpBGA	256	192	C
	LC4384V-75F256C <sup>1</sup>	384	3.3	7.5	fpBGA	256	192	C
	LC4384V-35T176C	384	3.3	3.5	TQFP	176	128	C
	LC4384V-5T176C	384	3.3	5	TQFP	176	128	C
	LC4384V-75T176C	384	3.3	7.5	TQFP	176	128	C

## ispMACH 4000C (1.8V) Lead-Free Commercial Devices (Cont.)

Device	Part Number	Macrocells	Voltage	t <sub>PD</sub>	Package	Pin/Ball Count	I/O	Grade
LC4064C	LC4064C-25TN100C	64	1.8	2.5	Lead-free TQFP	100	64	C
	LC4064C-5TN100C	64	1.8	5	Lead-free TQFP	100	64	C
	LC4064C-75TN100C	64	1.8	7.5	Lead-free TQFP	100	64	C
	LC4064C-25TN48C	64	1.8	2.5	Lead-free TQFP	48	32	C
	LC4064C-5TN48C	64	1.8	5	Lead-free TQFP	48	32	C
	LC4064C-75TN48C	64	1.8	7.5	Lead-free TQFP	48	32	C
	LC4064C-25TN44C	64	1.8	2.5	Lead-free TQFP	44	30	C
	LC4064C-5TN44C	64	1.8	5	Lead-free TQFP	44	30	C
	LC4064C-75TN44C	64	1.8	7.5	Lead-free TQFP	44	30	C
LC4128C	LC4128C-27TN128C	128	1.8	2.7	Lead-free TQFP	128	92	C
	LC4128C-5TN128C	128	1.8	5	Lead-free TQFP	128	92	C
	LC4128C-75TN128C	128	1.8	7.5	Lead-free TQFP	128	92	C
	LC4128C-27TN100C	128	1.8	2.7	Lead-free TQFP	100	64	C
	LC4128C-5TN100C	128	1.8	5	Lead-free TQFP	100	64	C
	LC4128C-75TN100C	128	1.8	7.5	Lead-free TQFP	100	64	C
LC4256C	LC4256C-3FTN256AC	256	1.8	3	Lead-free ftBGA	256	128	C
	LC4256C-5FTN256AC	256	1.8	5	Lead-free ftBGA	256	128	C
	LC4256C-75FTN256AC	256	1.8	7.5	Lead-free ftBGA	256	128	C
	LC4256C-3FTN256BC	256	1.8	3	Lead-free ftBGA	256	160	C
	LC4256C-5FTN256BC	256	1.8	5	Lead-free ftBGA	256	160	C
	LC4256C-75FTN256BC	256	1.8	7.5	Lead-free ftBGA	256	160	C
	LC4256C-3FN256AC <sup>1</sup>	256	1.8	3	Lead-free fpBGA	256	128	C
	LC4256C-5FN256AC <sup>1</sup>	256	1.8	5	Lead-free fpBGA	256	128	C
	LC4256C-75FN256AC <sup>1</sup>	256	1.8	7.5	Lead-free fpBGA	256	128	C
	LC4256C-3FN256BC <sup>1</sup>	256	1.8	3	Lead-free fpBGA	256	160	C
	LC4256C-5FN256BC <sup>1</sup>	256	1.8	5	Lead-free fpBGA	256	160	C
	LC4256C-75FN256BC <sup>1</sup>	256	1.8	7.5	Lead-free fpBGA	256	160	C
	LC4256C-3TN176C	256	1.8	3	Lead-free TQFP	176	128	C
	LC4256C-5TN176C	256	1.8	5	Lead-free TQFP	176	128	C
	LC4256C-75TN176C	256	1.8	7.5	Lead-free TQFP	176	128	C
	LC4256C-3TN100C	256	1.8	3	Lead-free TQFP	100	64	C
	LC4256C-5TN100C	256	1.8	5	Lead-free TQFP	100	64	C
	LC4256C-75TN100C	256	1.8	7.5	Lead-free TQFP	100	64	C
LC4384C	LC4384C-35FTN256C	384	1.8	3.5	Lead-free ftBGA	256	192	C
	LC4384C-5FTN256C	384	1.8	5	Lead-free ftBGA	256	192	C
	LC4384C-75FTN256C	384	1.8	7.5	Lead-free ftBGA	256	192	C
	LC4384C-35FN256C <sup>1</sup>	384	1.8	3.5	Lead-free fpBGA	256	192	C
	LC4384C-5FN256C <sup>1</sup>	384	1.8	5	Lead-free fpBGA	256	192	C
	LC4384C-75FN256C <sup>1</sup>	384	1.8	7.5	Lead-free fpBGA	256	192	C
	LC4384C-35TN176C	384	1.8	3.5	Lead-free TQFP	176	128	C
	LC4384C-5TN176C	384	1.8	5	Lead-free TQFP	176	128	C
	LC4384C-75TN176C	384	1.8	7.5	Lead-free TQFP	176	128	C