



Welcome to [E-XFL.COM](#)


### Understanding Embedded - CPLDs (Complex Programmable Logic Devices)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

### **Applications of Embedded - CPLDs**

#### **Details**

Product Status	Obsolete
Programmable Type	In System Programmable
Delay Time tpd(1) Max	7.5 ns
Voltage Supply - Internal	1.65V ~ 1.95V
Number of Logic Elements/Blocks	4
Number of Macrocells	64
Number of Gates	-
Number of I/O	32
Operating Temperature	0°C ~ 90°C (TJ)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-TQFP (7x7)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/lc4064c-75t48c">https://www.e-xfl.com/product-detail/lattice-semiconductor/lc4064c-75t48c</a>

**Figure 3. AND Array**

## Enhanced Logic Allocator

Within the logic allocator, product terms are allocated to macrocells in product term clusters. Each product term cluster is associated with a macrocell. The cluster size for the ispMACH 4000 family is 4+1 (total 5) product terms. The software automatically considers the availability and distribution of product term clusters as it fits the functions within a GLB. The logic allocator is designed to provide three speed paths: 5-PT fast bypass path, 20-PT Speed Locking path and an up to 80-PT path. The availability of these three paths lets designers trade timing variability for increased performance.

The enhanced Logic Allocator of the ispMACH 4000 family consists of the following blocks:

- Product Term Allocator
- Cluster Allocator
- Wide Steering Logic

Figure 4 shows a macrocell slice of the Logic Allocator. There are 16 such slices in the GLB.

**Figure 4. Macrocell Slice**


## Output Routing Pool (ORP)

The Output Routing Pool allows macrocell outputs to be connected to any of several I/O cells within an I/O block. This provides greater flexibility in determining the pinout and allows design changes to occur without affecting the pinout. The output routing pool also provides a parallel capability for routing macrocell-level OE product terms. This allows the OE product term to follow the macrocell output as it is switched between I/O cells. Additionally, the output routing pool allows the macrocell output or true and complement forms of the 5-PT bypass signal to bypass the output routing multiplexers and feed the I/O cell directly. The enhanced ORP of the ispMACH 4000 family consists of the following elements:

- Output Routing Multiplexers
- OE Routing Multiplexers
- Output Routing Pool Bypass Multiplexers

Figure 7 shows the structure of the ORP from the I/O cell perspective. This is referred to as an ORP slice. Each ORP has as many ORP slices as there are I/O cells in the corresponding I/O block.

**Figure 7. ORP Slice**



## Output Routing Multiplexers

The details of connections between the macrocells and the I/O cells vary across devices and within a device dependent on the maximum number of I/Os available. Tables 5-9 provide the connection details.

**Table 6. ORP Combinations for I/O Blocks with 8 I/Os**

I/O Cell	Available Macrocells
I/O 0	M0, M1, M2, M3, M4, M5, M6, M7
I/O 1	M2, M3, M4, M5, M6, M7, M8, M9
I/O 2	M4, M5, M6, M7, M8, M9, M10, M11
I/O 3	M6, M7, M8, M9, M10, M11, M12, M13
I/O 4	M8, M9, M10, M11, M12, M13, M14, M15
I/O 5	M10, M11, M12, M13, M14, M15, M0, M1
I/O 6	M12, M13, M14, M15, M0, M1, M2, M3
I/O 7	M14, M15, M0, M1, M2, M3, M4, M5

**Table 7. ORP Combinations for I/O Blocks with 16 I/Os**


I/O Cell	Available Macrocells
I/O 0	M0, M1, M2, M3, M4, M5, M6, M7
I/O 1	M1, M2, M3, M4, M5, M6, M7, M8
I/O 2	M2, M3, M4, M5, M6, M7, M8, M9
I/O 3	M3, M4, M5, M6, M7, M8, M9, M10
I/O 4	M4, M5, M6, M7, M8, M9, M10, M11
I/O 5	M5, M6, M7, M8, M9, M10, M11, M12
I/O 6	M6, M7, M8, M9, M10, M11, M12, M13
I/O 7	M7, M8, M9, M10, M11, M12, M13, M14
I/O 8	M8, M9, M10, M11, M12, M13, M14, M15
I/O 9	M9, M10, M11, M12, M13, M14, M15, M0
I/O 10	M10, M11, M12, M13, M14, M15, M0, M1
I/O 11	M11, M12, M13, M14, M15, M0, M1, M2
I/O 12	M12, M13, M14, M15, M0, M1, M2, M3
I/O 13	M13, M14, M15, M0, M1, M2, M3, M4
I/O 14	M14, M15, M0, M1, M2, M3, M4, M5
I/O 15	M15, M0, M1, M2, M3, M4, M5, M6

**Table 8. ORP Combinations for I/O Blocks with 4 I/Os**

I/O Cell	Available Macrocells
I/O 0	M0, M1, M2, M3, M4, M5, M6, M7
I/O 1	M4, M5, M6, M7, M8, M9, M10, M11
I/O 2	M8, M9, M10, M11, M12, M13, M14, M15
I/O 3	M12, M13, M14, M15, M0, M1, M2, M3

**Table 9. ORP Combinations for I/O Blocks with 10 I/Os**

I/O Cell	Available Macrocells
I/O 0	M0, M1, M2, M3, M4, M5, M6, M7
I/O 1	M2, M3, M4, M5, M6, M7, M8, M9
I/O 2	M4, M5, M6, M7, M8, M9, M10, M11
I/O 3	M6, M7, M8, M9, M10, M11, M12, M13
I/O 4	M8, M9, M10, M11, M12, M13, M14, M15
I/O 5	M10, M11, M12, M13, M14, M15, M0, M1
I/O 6	M12, M13, M14, M15, M0, M1, M2, M3
I/O 7	M14, M15, M0, M1, M2, M3, M4, M5
I/O 8	M2, M3, M4, M5, M6, M7, M8, M9
I/O 9	M10, M11, M12, M13, M14, M15, M0, M1

**Figure 10. Global OE Generation for ispMACH 4032**

## Zero Power/Low Power and Power Management

The ispMACH 4000 family is designed with high speed low power design techniques to offer both high speed and low power. With an advanced E<sup>2</sup> low power cell and non sense-amplifier design approach (full CMOS logic approach), the ispMACH 4000 family offers SuperFAST pin-to-pin speeds, while simultaneously delivering low standby power without needing any “turbo bits” or other power management schemes associated with a traditional sense-amplifier approach.

The zero power ispMACH 4000Z is based on the 1.8V ispMACH 4000C family. With innovative circuit design changes, the ispMACH 4000Z family is able to achieve the industry’s “lowest static power”.

## IEEE 1149.1-Compliant Boundary Scan Testability

All ispMACH 4000 devices have boundary scan cells and are compliant to the IEEE 1149.1 standard. This allows functional testing of the circuit board on which the device is mounted through a serial scan path that can access all critical logic nodes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test node data to be captured and shifted out for verification. In addition, these devices can be linked into a board-level serial scan path for more board-level testing. The test access port operates with an LVCMOS interface that corresponds to the power supply voltage.

## I/O Quick Configuration

To facilitate the most efficient board test, the physical nature of the I/O cells must be set before running any continuity tests. As these tests are fast, by nature, the overhead and time that is required for configuration of the I/Os’ physical nature should be minimal so that board test time is minimized. The ispMACH 4000 family of devices allows this by offering the user the ability to quickly configure the physical nature of the I/O cells. This quick configuration takes milliseconds to complete, whereas it takes seconds for the entire device to be programmed. Lattice's ispVM® System programming software can either perform the quick configuration through the PC parallel port, or can generate the ATE or test vectors necessary for a third-party test system.

**ispMACH 4000V/B/C External Switching Characteristics (Cont.)****Over Recommended Operating Conditions**

Parameter	Description <sup>1, 2, 3</sup>	-5		-75		-10		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>PD</sub>	5-PT bypass combinatorial propagation delay	—	5.0	—	7.5	—	10.0	ns
t <sub>PD_MG</sub>	20-PT combinatorial propagation delay through macrocell	—	5.5	—	8.0	—	10.5	ns
t <sub>S</sub>	GLB register setup time before clock	3.0	—	4.5	—	5.5	—	ns
t <sub>ST</sub>	GLB register setup time before clock with T-type register	3.2	—	4.7	—	5.5	—	ns
t <sub>SIR</sub>	GLB register setup time before clock, input register path	1.2	—	1.7	—	1.7	—	ns
t <sub>SIRZ</sub>	GLB register setup time before clock with zero hold	2.2	—	2.7	—	2.7	—	ns
t <sub>H</sub>	GLB register hold time after clock	0.0	—	0.0	—	0.0	—	ns
t <sub>HT</sub>	GLB register hold time after clock with T-type register	0.0	—	0.0	—	0.0	—	ns
t <sub>HIR</sub>	GLB register hold time after clock, input register path	1.0	—	1.0	—	1.0	—	ns
t <sub>HIRZ</sub>	GLB register hold time after clock, input register path with zero hold	0.0	—	0.0	—	0.0	—	ns
t <sub>CO</sub>	GLB register clock-to-output delay	—	3.4	—	4.5	—	6.0	ns
t <sub>R</sub>	External reset pin to output delay	—	6.3	—	9.0	—	10.5	ns
t <sub>RW</sub>	External reset pulse duration	2.0	—	4.0	—	4.0	—	ns
t <sub>PTOE/DIS</sub>	Input to output local product term output enable/disable	—	7.0	—	9.0	—	10.5	ns
t <sub>GPTOE/DIS</sub>	Input to output global product term output enable/disable	—	9.0	—	10.3	—	12.0	ns
t <sub>GOE/DIS</sub>	Global OE input to output enable/disable	—	5.0	—	7.0	—	8.0	ns
t <sub>CW</sub>	Global clock width, high or low	2.2	—	2.8	—	4.0	—	ns
t <sub>GW</sub>	Global gate width low (for low transparent) or high (for high transparent)	2.2	—	2.8	—	4.0	—	ns
t <sub>WIR</sub>	Input register clock width, high or low	2.2	—	2.8	—	4.0	—	ns
f <sub>MAX</sub> <sup>4</sup>	Clock frequency with internal feedback	—	227	—	168	—	125	MHz
f <sub>MAX</sub> (Ext.)	Clock frequency with external feedback, [1/ (t <sub>S</sub> + t <sub>CO</sub> )]	—	156	—	111	—	86	MHz

1. Timing numbers are based on default LVC MOS 1.8 I/O buffers. Use timing adjusters provided to calculate other standards.

Timing v.3.2

2. Measured using standard switching circuit, assuming GRP loading of 1 and 1 output switching.

3. Pulse widths and clock widths less than minimum will cause unknown behavior.

4. Standard 16-bit counter using GRP feedback.

**ispMACH 4000Z External Switching Characteristics****Over Recommended Operating Conditions**

Parameter	Description <sup>1, 2, 3</sup>	-35		-37		-42		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
$t_{PD}$	5-PT bypass combinatorial propagation delay	—	3.5	—	3.7	—	4.2	ns
$t_{PD\_MC}$	20-PT combinatorial propagation delay through macrocell	—	4.4	—	4.7	—	5.7	ns
$t_S$	GLB register setup time before clock	2.2	—	2.5	—	2.7	—	ns
$t_{ST}$	GLB register setup time before clock with T-type register	2.4	—	2.7	—	2.9	—	ns
$t_{SIR}$	GLB register setup time before clock, input register path	1.0	—	1.1	—	1.3	—	ns
$t_{SIRZ}$	GLB register setup time before clock with zero hold	2.0	—	2.1	—	2.6	—	ns
$t_H$	GLB register hold time after clock	0.0	—	0.0	—	0.0	—	ns
$t_{HT}$	GLB register hold time after clock with T-type register	0.0	—	0.0	—	0.0	—	ns
$t_{HIR}$	GLB register hold time after clock, input register path	1.0	—	1.0	—	1.3	—	ns
$t_{HIRZ}$	GLB register hold time after clock, input register path with zero hold	0.0	—	0.0	—	0.0	—	ns
$t_{CO}$	GLB register clock-to-output delay	—	3.0	—	3.2	—	3.5	ns
$t_R$	External reset pin to output delay	—	5.0	—	6.0	—	7.3	ns
$t_{RW}$	External reset pulse duration	1.5	—	1.7	—	2.0	—	ns
$t_{PTOE/DIS}$	Input to output local product term output enable/disable	—	7.0	—	8.0	—	8.0	ns
$t_{GPTOE/DIS}$	Input to output global product term output enable/disable	—	6.5	—	7.0	—	8.0	ns
$t_{GOE/DIS}$	Global OE input to output enable/disable	—	4.5	—	4.5	—	4.8	ns
$t_{CW}$	Global clock width, high or low	1.0	—	1.5	—	1.8	—	ns
$t_{GW}$	Global gate width low (for low transparent) or high (for high transparent)	1.0	—	1.5	—	1.8	—	ns
$t_{WIR}$	Input register clock width, high or low	1.0	—	1.5	—	1.8	—	ns
$f_{MAX}^4$	Clock frequency with internal feedback	—	267	—	250	—	220	MHz
$f_{MAX}$ (Ext.)	clock frequency with external feedback, $[1 / (t_S + t_{CO})]$	—	192	—	175	—	161	MHz

1. Timing numbers are based on default LVC MOS 1.8 I/O buffers. Use timing adjusters provided to calculate other standards.

Timing v.2.2

2. Measured using standard switching GRP loading of 1 and 1 output switching.


3. Pulse widths and clock widths less than minimum will cause unknown behavior.

4. Standard 16-bit counter using GRP feedback.

## Timing Model

The task of determining the timing through the ispMACH 4000 family, like any CPLD, is relatively simple. The timing model provided in Figure 11 shows the specific delay paths. Once the implementation of a given function is determined either conceptually or from the software report file, the delay path of the function can easily be determined from the timing model. The Lattice design tools report the timing delays based on the same timing model for a particular design. Note that the internal timing parameters are given for reference only, and are not tested. The external timing parameters are tested and guaranteed for every device. For more information on the timing model and usage, refer to TN1004, [ispMACH 4000 Timing Model Design and Usage Guidelines](#).

**Figure 11. ispMACH 4000 Timing Model**



Note: Italicized items are optional delay adders.

**ispMACH 4000V/B/C Internal Timing Parameters**

Over Recommended Operating Conditions

Parameter	Description	-5		-75		-10		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
<b>In/Out Delays</b>								
$t_{IN}$	Input Buffer Delay	—	0.95	—	1.50	—	2.00	ns
$t_{GOE}$	Global OE Pin Delay	—	4.04	—	6.04	—	7.04	ns
$t_{GCLK\_IN}$	Global Clock Input Buffer Delay	—	1.83	—	2.28	—	3.28	ns
$t_{BUF}$	Delay through Output Buffer	—	1.00	—	1.50	—	1.50	ns
$t_{EN}$	Output Enable Time	—	0.96	—	0.96	—	0.96	ns
$t_{DIS}$	Output Disable Time	—	0.96	—	0.96	—	0.96	ns
<b>Routing/GLB Delays</b>								
$t_{ROUTE}$	Delay through GRP	—	1.51	—	2.26	—	3.26	ns
$t_{MCELL}$	Macrocell Delay	—	1.05	—	1.45	—	1.95	ns
$t_{INREG}$	Input Buffer to Macrocell Register Delay	—	0.56	—	0.96	—	1.46	ns
$t_{FBK}$	Internal Feedback Delay	—	0.00	—	0.00	—	0.00	ns
$t_{PD_b}$	5-PT Bypass Propagation Delay	—	1.54	—	2.24	—	3.24	ns
$t_{PD_i}$	Macrocell Propagation Delay	—	0.94	—	1.24	—	1.74	ns
<b>Register/Latch Delays</b>								
$t_S$	D-Register Setup Time (Global Clock)	1.32	—	1.57	—	1.57	—	ns
$t_{S\_PT}$	D-Register Setup Time (Product Term Clock)	1.32	—	1.32	—	1.32	—	ns
$t_{ST}$	T-Register Setup Time (Global Clock)	1.52	—	1.77	—	1.77	—	ns
$t_{ST\_PT}$	T-Register Setup Time (Product Term Clock)	1.32	—	1.32	—	1.32	—	ns
$t_H$	D-Register Hold Time	1.68	—	2.93	—	3.93	—	ns
$t_{HT}$	T-Register Hold Time	1.68	—	2.93	—	3.93	—	ns
$t_{SIR}$	D-Input Register Setup Time (Global Clock)	1.52	—	1.57	—	1.57	—	ns
$t_{SIR\_PT}$	D-Input Register Setup Time (Product Term Clock)	1.45	—	1.45	—	1.45	—	ns
$t_{HIR}$	D-Input Register Hold Time (Global Clock)	0.68	—	1.18	—	1.18	—	ns
$t_{HIR\_PT}$	D-Input Register Hold Time (Product Term Clock)	0.68	—	1.18	—	1.18	—	ns
$t_{COi}$	Register Clock to Output/Feedback MUX Time	—	0.52	—	0.67	—	1.17	ns
$t_{CES}$	Clock Enable Setup Time	2.25	—	2.25	—	2.25	—	ns
$t_{CEH}$	Clock Enable Hold Time	1.88	—	1.88	—	1.88	—	ns
$t_{SL}$	Latch Setup Time (Global Clock)	1.32	—	1.57	—	1.57	—	ns
$t_{SL\_PT}$	Latch Setup Time (Product Term Clock)	1.32	—	1.32	—	1.32	—	ns
$t_{HL}$	Latch Hold Time	1.17	—	1.17	—	1.17	—	ns
$t_{GOi}$	Latch Gate to Output/Feedback MUX Time	—	0.33	—	0.33	—	0.33	ns
$t_{PDLi}$	Propagation Delay through Transparent Latch to Output/Feedback MUX	—	0.25	—	0.25	—	0.25	ns
$t_{SRi}$	Asynchronous Reset or Set to Output/Feedback MUX Delay	0.28	—	0.28	—	0.28	—	ns
$t_{SRR}$	Asynchronous Reset or Set Recovery Time	1.67	—	1.67	—	1.67	—	ns
<b>Control Delays</b>								
$t_{BCLK}$	GLB PT Clock Delay	—	1.12	—	1.12	—	0.62	ns
$t_{PTCLK}$	Macrocell PT Clock Delay	—	0.87	—	0.87	—	0.87	ns
$t_{BSR}$	GLB PT Set/Reset Delay	—	1.83	—	1.83	—	1.83	ns
$t_{PTSR}$	Macrocell PT Set/Reset Delay	—	2.51	—	3.41	—	3.41	ns

**ispMACH 4000Z Internal Timing Parameters (Cont.)****Over Recommended Operating Conditions**

Parameter	Description	-35		-37		-42		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
$t_{GPTOE}$	Global PT OE Delay	—	1.9	—	2.35	—	2.60	ns
$t_{PTOE}$	Macrocell PT OE Delay	—	2.4	—	3.35	—	2.60	ns

Note: Internal Timing Parameters are not tested and are for reference only. Refer to the timing model in this data sheet for further details.

Timing v.2.2

**ispMACH 4000Z Internal Timing Parameters (Cont.)**

Over Recommended Operating Conditions

Parameter	Description	-45		-5		-75		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
<b>In/Out Delays</b>								
$t_{IN}$	Input Buffer Delay	—	0.95	—	1.25	—	1.80	ns
$t_{GOE}$	Global OE Pin Delay	—	3.00	—	3.50	—	4.30	ns
$t_{GCLK\_IN}$	Global Clock Input Buffer Delay	—	1.95	—	2.05	—	2.15	ns
$t_{BUF}$	Delay through Output Buffer	—	1.10	—	1.00	—	1.30	ns
$t_{EN}$	Output Enable Time	—	2.50	—	2.50	—	2.70	ns
$t_{DIS}$	Output Disable Time	—	2.50	—	2.50	—	2.70	ns
<b>Routing/GLB Delays</b>								
$t_{ROUTE}$	Delay through GRP	—	2.25	—	2.05	—	2.50	ns
$t_{MCELL}$	Macrocell Delay	—	0.65	—	0.65	—	1.00	ns
$t_{INREG}$	Input Buffer to Macrocell Register Delay	—	1.00	—	1.00	—	1.00	ns
$t_{FBK}$	Internal Feedback Delay	—	0.35	—	0.05	—	0.05	ns
$t_{PD_b}$	5-PT Bypass Propagation Delay	—	0.20	—	0.70	—	1.90	ns
$t_{PDI}$	Macrocell Propagation Delay	—	0.45	—	0.65	—	1.00	ns
<b>Register/Latch Delays</b>								
$t_S$	D-Register Setup Time (Global Clock)	1.00	—	1.10	—	1.35	—	ns
$t_{S\_PT}$	D-Register Setup Time (Product Term Clock)	2.10	—	1.90	—	2.45	—	ns
$t_{ST}$	T-Register Setup Time (Global Clock)	1.20	—	1.30	—	1.55	—	ns
$t_{ST\_PT}$	T-register Setup Time (Product Term Clock)	2.30	—	2.10	—	2.75	—	ns
$t_H$	D-Register Hold Time	1.90	—	1.90	—	3.15	—	ns
$t_{HT}$	T-Resister Hold Time	1.90	—	1.90	—	3.15	—	ns
$t_{SIR}$	D-Input Register Setup Time (Global Clock)	1.30	—	1.10	—	0.75	—	ns
$t_{SIR\_PT}$	D-Input Register Setup Time (Product Term Clock)	1.45	—	1.45	—	1.45	—	ns
$t_{HIR}$	D-Input Register Hold Time (Global Clock)	1.30	—	1.50	—	1.95	—	ns
$t_{HIR\_PT}$	D-Input Register Hold Time (Product Term Clock)	1.00	—	1.00	—	1.18	—	ns
$t_{COi}$	Register Clock to Output/Feedback MUX Time	—	0.75	—	1.15	—	1.05	ns
$t_{CES}$	Clock Enable Setup Time	2.00	—	2.00	—	2.00	—	ns
$t_{CEH}$	Clock Enable Hold Time	0.00	—	0.00	—	0.00	—	ns
$t_{SL}$	Latch Setup Time (Global Clock)	1.00	—	1.00	—	1.65	—	ns
$t_{SL\_PT}$	Latch Setup Time (Product Term Clock)	2.10	—	1.90	—	2.15	—	ns
$t_{HL}$	Latch Hold Time	2.00	—	2.00	—	1.17	—	ns
$t_{GOi}$	Latch Gate to Output/Feedback MUX Time	—	0.33	—	0.33	—	0.33	ns
$t_{PDLi}$	Propagation Delay through Transparent Latch to Output/Feedback MUX	—	0.25	—	0.25	—	0.25	ns
$t_{SRi}$	Asynchronous Reset or Set to Output/Feedback MUX Delay	—	0.97	—	0.97	—	0.28	ns
$t_{SRR}$	Asynchronous Reset or Set Recovery Delay	—	1.80	—	1.80	—	1.67	ns
<b>Control Delays</b>								
$t_{BCLK}$	GLB PT Clock Delay	—	1.55	—	1.55	—	1.25	ns
$t_{PTCLK}$	Macrocell PT Clock Delay	—	1.55	—	1.55	—	1.25	ns
$t_{BSR}$	GLB PT Set/Reset Delay	—	1.83	—	1.83	—	1.83	ns
$t_{PTSR}$	Macrocell PT Set/Reset Delay	—	1.83	—	1.83	—	2.72	ns
$t_{GPTOE}$	Global PT OE Delay	—	4.30	—	4.20	—	3.50	ns

**ispMACH 4000Z Internal Timing Parameters (Cont.)**


Over Recommended Operating Conditions

Parameter	Description	-45		-5		-75		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>PTOE</sub>	Macrocell PT OE Delay	—	2.50	—	2.70	—	2.00	ns


Note: Internal Timing Parameters are not tested and are for reference only. Refer to the timing model in this data sheet for further details.

Timing v.2.2


## Power Consumption



Note: The devices are configured with maximum number of 16-bit counters, typical current at 1.8V, 25°C.



Note: The devices are configured with maximum number of 16-bit counters, typical current at 1.8V, 25°C.



Note: The devices are configured with maximum number of 16-bit counters, typical current at 3.3V, 2.5V, 25°C.

## Power Estimation Coefficients<sup>1</sup>

Device	A	B
ispMACH 4032V/B	11.3	0.010
ispMACH 4032C	1.3	0.010
ispMACH 4064V/B	11.5	0.010
ispMACH 4064C	1.5	0.010
ispMACH 4128V/B	11.5	0.011
ispMACH 4128C	1.5	0.011
ispMACH 4256V/B	12	0.011
ispMACH 4256C	2	0.011
ispMACH 4384V/B	12.5	0.013
ispMACH 4384C	2.5	0.013
ispMACH 4512V/B	13	0.013
ispMACH 4512C	3	0.013
ispMACH 4032ZC	0.010	0.010
ispMACH 4064ZC	0.011	0.010
ispMACH 4128ZC	0.012	0.010
ispMACH 4256ZC	0.013	0.010

- For further information about the use of these coefficients, refer to TN1005, [Power Estimation in ispMACH 4000V/B/C/Z Devices](#).

**ispMACH 4128V/B/C Logic Signal Connections: 128-Pin TQFP (Cont.)**

Pin Number	Bank Number	ispMACH 4128V/B/C	
		GLB/MC/Pad	ORP
105	1	VCCO (Bank 1)	-
106	1	H6	H^5
107	1	H5	H^4
108	1	H4	H^3
109	1	H2	H^2
110	1	H1	H^1
111	1	H0/GOE1	H^0
112	1	CLK3/I	-
113	0	GND (Bank 0)	-
114	0	CLK0/I	-
115	0	VCC	-
116	0	A0/GOE0	A^0
117	0	A1	A^1
118	0	A2	A^2
119	0	A4	A^3
120	0	A5	A^4
121	0	A6	A^5
122	0	VCCO (Bank 0)	-
123	0	GND (Bank 0)	-
124	0	A8	A^6
125	0	A9	A^7
126	0	A10	A^8
127	0	A12	A^9
128	0	A14	A^11

**ispMACH 4064Z, 4128Z and 4256Z Logic Signal Connections:  
132-Ball csBGA**

Ball Number	Bank Number	ispMACH 4064Z		ispMACH 4128Z		ispMACH 4256Z	
		GLB/MC/Pad	ORP	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP
B1	-	GND	-	GND	-	GND	-
B2	-	TDI	-	TDI	-	TDI	-
C1	0	NC	-	VCCO (Bank 0)	-	VCCO (Bank 0)	-
C3	0	NC	-	B0	B^0	C12	C^6
C2	0	A8	A^8	B1	B^1	C10	C^5
D1	0	A9	A^9	B2	B^2	C8	C^4
D3	0	A10	A^10	B4	B^3	C6	C^3
D2	0	A11	A^11	B5	B^4	C4	C^2
E1	0	NC	-	B6	B^5	C2	C^1
E2	0	GND (Bank 0)	-	GND (Bank 0)	-	GND (Bank 0)	-

**ispMACH 4064Z, 4128Z and 4256Z Logic Signal Connections:  
132-Ball csBGA (Cont.)**

Ball Number	Bank Number	ispMACH 4064Z		ispMACH 4128Z		ispMACH 4256Z	
		GLB/MC/Pad	ORP	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP
E3	0	NC	-	B8	B^6	D12	D^6
F2	0	A12	A^12	B9	B^7	D10	D^5
F1	0	A13	A^13	B10	B^8	D8	D^4
F3	0	A14	A^14	B12	B^9	D6	D^3
G1	0	A15	A^15	B13	B^10	D4	D^2
G2	0	I	-	B14	B^11	D2	D^1
G3	0	VCCO (Bank 0)	-	VCCO (Bank 0)	-	VCCO (Bank 0)	-
H2	0	NC	-	C14	C^11	E2	E^1
H1	0	B15	B^15	C13	C^10	E4	E^2
H3	0	B14	B^14	C12	C^9	E6	E^3
J1	0	B13	B^13	C10	C^8	E8	E^4
J2	0	B12	B^12	C9	C^7	E10	E^5
J3	0	NC	-	C8	C^6	E12	E^6
K2	0	GND (Bank 0)	-	GND (Bank 0)	-	GND (Bank 0)	-
K1	0	NC	-	C6	C^5	F2	F^1
K3	0	B11	B^11	C5	C^4	F4	F^2
L2	0	B10	B^10	C4	C^3	F6	F^3
L1	0	B9	B^9	C2	C^2	F8	F^4
L3	0	B8	B^8	C1	C^1	F10	F^5
M1	0	I	-	C0	C^0	F12	F^6
M2	0	NC	-	VCCO (Bank 0)	-	VCCO (Bank 0)	-
N1	-	TCK	-	TCK	-	TCK	-
P1	-	VCC	-	VCC	-	VCC	-
P2	-	GND	-	GND	-	GND	-
N2	0	I	-	D14	D^11	G12	G^6
P3	0	B7	B^7	D13	D^10	G10	G^5
M3	0	B6	B^6	D12	D^9	G8	G^4
N3	0	B5	B^5	D10	D^8	G6	G^3
P4	0	B4	B^4	D9	D^7	G4	G^2
M4	0	NC	-	D8	D^6	G2	G^1
N4	0	GND (Bank 0)	-	GND (Bank 0)	-	GND (Bank 0)	-
P5	0	VCCO (Bank 0)	-	VCCO (Bank 0)	-	VCCO (Bank 0)	-
N5	0	NC	-	D6	D^5	H12	H^6
M5	0	B3	B^3	D5	D^4	H10	H^5
N6	0	B2	B^2	D4	D^3	H8	H^4
P6	0	B1	B^1	D2	D^2	H6	H^3
M6	0	B0	B^0	D1	D^1	H4	H^2
P7	0	NC	-	D0	D^0	H2	H^1
N7	0	CLK1/I	-	CLK1/I	-	CLK1/I	-
M7	1	CLK2/I	-	CLK2/I	-	CLK2/I	-
N8	-	VCC	-	VCC	-	VCC	-

**ispMACH 4064Z, 4128Z and 4256Z Logic Signal Connections:  
132-Ball csBGA (Cont.)**

Ball Number	Bank Number	ispMACH 4064Z		ispMACH 4128Z		ispMACH 4256Z	
		GLB/MC/Pad	ORP	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP
P8	1	NC <sup>1</sup>	-	NC <sup>1</sup>	-	I <sup>1</sup>	-
M8	1	NC	-	E0	E <sup>0</sup>	I <sup>2</sup>	I <sup>1</sup>
P9	1	C0	C <sup>^0</sup>	E1	E <sup>^1</sup>	I <sup>4</sup>	I <sup>2</sup>
N9	1	C1	C <sup>^1</sup>	E2	E <sup>^2</sup>	I <sup>6</sup>	I <sup>3</sup>
M9	1	C2	C <sup>^2</sup>	E4	E <sup>^3</sup>	I <sup>8</sup>	I <sup>4</sup>
N10	1	C3	C <sup>^3</sup>	E5	E <sup>^4</sup>	I <sup>10</sup>	I <sup>5</sup>
P10	1	NC	-	E6	E <sup>^5</sup>	I <sup>12</sup>	I <sup>6</sup>
M10	1	VCCO (Bank 1)	-	VCCO (Bank 1)	-	VCCO (Bank 1)	-
N11	1	GND (Bank 1)	-	GND (Bank 1)	-	GND (Bank 1)	-
P11	1	NC	-	E8	E <sup>^6</sup>	J <sup>2</sup>	J <sup>1</sup>
M11	1	C4	C <sup>^4</sup>	E9	E <sup>^7</sup>	J <sup>4</sup>	J <sup>2</sup>
P12	1	C5	C <sup>^5</sup>	E10	E <sup>^8</sup>	J <sup>6</sup>	J <sup>3</sup>
N12	1	C6	C <sup>^6</sup>	E12	E <sup>^9</sup>	J <sup>8</sup>	J <sup>4</sup>
P13	1	C7	C <sup>^7</sup>	E13	E <sup>^10</sup>	J <sup>10</sup>	J <sup>5</sup>
P14	1	NC	-	E14	E <sup>^11</sup>	J <sup>12</sup>	J <sup>6</sup>
N14	-	GND	-	GND	-	GND	-
N13	-	TMS	-	TMS	-	TMS	-
M14	1	NC	-	VCCO (Bank 1)	-	VCCO (Bank 1)	-
M12	1	NC	-	F0	F <sup>^0</sup>	K <sup>12</sup>	K <sup>6</sup>
M13	1	C8	C <sup>^8</sup>	F1	F <sup>^1</sup>	K <sup>10</sup>	K <sup>5</sup>
L14	1	C9	C <sup>^9</sup>	F2	F <sup>^2</sup>	K <sup>8</sup>	K <sup>4</sup>
L12	1	C10	C <sup>^10</sup>	F4	F <sup>^3</sup>	K <sup>6</sup>	K <sup>3</sup>
L13	1	C11	C <sup>^11</sup>	F5	F <sup>^4</sup>	K <sup>4</sup>	K <sup>2</sup>
K14	1	NC	-	F6	F <sup>^5</sup>	K <sup>2</sup>	K <sup>1</sup>
K13	1	GND (Bank 1)	-	GND (Bank 1)	-	GND (Bank 1)	-
K12	1	NC	-	F8	F <sup>^6</sup>	L <sup>12</sup>	L <sup>6</sup>
J13	1	C12	C <sup>^12</sup>	F9	F <sup>^7</sup>	L <sup>10</sup>	L <sup>5</sup>
J14	1	C13	C <sup>^13</sup>	F10	F <sup>^8</sup>	L <sup>8</sup>	L <sup>4</sup>
J12	1	C14	C <sup>^14</sup>	F12	F <sup>^9</sup>	L <sup>6</sup>	L <sup>3</sup>
H14	1	C15	C <sup>^15</sup>	F13	F <sup>^10</sup>	L <sup>4</sup>	L <sup>2</sup>
H13	1	I	-	F14	F <sup>^11</sup>	L <sup>2</sup>	L <sup>1</sup>
H12	1	VCCO (Bank 1)	-	VCCO (Bank 1)	-	VCCO (Bank 1)	-
G13	1	NC	-	G14	G <sup>^11</sup>	M <sup>2</sup>	M <sup>1</sup>
G14	1	NC	-	G13	G <sup>^10</sup>	M <sup>4</sup>	M <sup>2</sup>
G12	1	D15	D <sup>^15</sup>	G12	G <sup>^9</sup>	M <sup>6</sup>	M <sup>3</sup>
F14	1	D14	D <sup>^14</sup>	G10	G <sup>^8</sup>	M <sup>8</sup>	M <sup>4</sup>
F13	1	D13	D <sup>^13</sup>	G9	G <sup>^7</sup>	M <sup>10</sup>	M <sup>5</sup>
F12	1	D12	D <sup>^12</sup>	G8	G <sup>^6</sup>	M <sup>12</sup>	M <sup>6</sup>
E13	1	GND (Bank 1)	-	GND (Bank 1)	-	GND (Bank 1)	-
E14	1	NC	-	G6	G <sup>^5</sup>	N <sup>2</sup>	N <sup>1</sup>
E12	1	D11	D <sup>^11</sup>	G5	G <sup>^4</sup>	N <sup>4</sup>	N <sup>2</sup>

**ispMACH 4128V and 4256V Logic Signal Connections: 144-Pin TQFP**

Pin Number	Bank Number	ispMACH 4128V		ispMACH 4256V	
		GLB/MC/Pad	ORP	GLB/MC/Pad	ORP
1	-	GND	-	GND	-
2	-	TDI	-	TDI	-
3	0	VCCO (Bank 0)	-	VCCO (Bank 0)	-
4	0	B0	B^0	C12	C^6
5	0	B1	B^1	C10	C^5
6	0	B2	B^2	C8	C^4
7	0	B4	B^3	C6	C^3
8	0	B5	B^4	C4	C^2
9	0	B6	B^5	C2	C^1
10	0	GND (Bank 0)	-	GND (Bank 0)	-
11	0	B8	B^6	D14	D^7
12	0	B9	B^7	D12	D^6
13	0	B10	B^8	D10	D^5
14	0	B12	B^9	D8	D^4
15	0	B13	B^10	D6	D^3
16	0	B14	B^11	D4	D^2
17	-	NC <sup>2</sup>	-	I <sup>2</sup>	-
18	0	GND (Bank 0) <sup>1</sup>	-	NC <sup>1</sup>	-
19	0	VCCO (Bank 0)	-	VCCO (Bank 0)	-
20	0	NC <sup>2</sup>	-	I <sup>2</sup>	-
21	0	C14	C^11	E2	E^1
22	0	C13	C^10	E4	E^2
23	0	C12	C^9	E6	E^3
24	0	C10	C^8	E8	E^4
25	0	C9	C^7	E10	E^5
26	0	C8	C^6	E12	E^6
27	0	GND (Bank 0)	-	GND (Bank 0)	-
28	0	C6	C^5	F2	F^1
29	0	C5	C^4	F4	F^2
30	0	C4	C^3	F6	F^3
31	0	C2	C^2	F8	F^4
32	0	C1	C^1	F10	F^5
33	0	C0	C^0	F12	F^6
34	0	VCCO (Bank 0)	-	VCCO (Bank 0)	-
35	-	TCK	-	TCK	-
36	-	VCC	-	VCC	-
37	-	GND	-	GND	-
38	0	NC <sup>2</sup>	-	I <sup>2</sup>	-
39	0	D14	D^11	G12	G^6
40	0	D13	D^10	G10	G^5
41	0	D12	D^9	G8	G^4
42	0	D10	D^8	G6	G^3

**ispMACH 4128V and 4256V Logic Signal Connections: 144-Pin TQFP (Cont.)**

Pin Number	Bank Number	ispMACH 4128V		ispMACH 4256V	
		GLB/MC/Pad	ORP	GLB/MC/Pad	ORP
86	1	F12	F^9	L8	L^4
87	1	F13	F^10	L6	L^3
88	1	F14	F^11	L4	L^2
89	1	NC <sup>2</sup>	-	I <sup>2</sup>	-
90	1	GND (Bank 1) <sup>1</sup>	-	NC <sup>1</sup>	-
91	1	VCCO (Bank 1)	-	VCCO (Bank 1)	-
92	1	NC <sup>2</sup>	-	I <sup>2</sup>	-
93	1	G14	G^11	M2	M^1
94	1	G13	G^10	M4	M^2
95	1	G12	G^9	M6	M^3
96	1	G10	G^8	M8	M^4
97	1	G9	G^7	M10	M^5
98	1	G8	G^6	M12	M^6
99	1	GND (Bank 1)	-	GND (Bank 1)	-
100	1	G6	G^5	N2	N^1
101	1	G5	G^4	N4	N^2
102	1	G4	G^3	N6	N^3
103	1	G2	G^2	N8	N^4
104	1	G1	G^1	N10	N^5
105	1	G0	G^0	N12	N^6
106	1	VCCO (Bank 1)	-	VCCO (Bank 1)	-
107	-	TDO	-	TDO	-
108	-	VCC	-	VCC	-
109	-	GND	-	GND	-
110	1	NC <sup>2</sup>	-	I <sup>2</sup>	-
111	1	H14	H^11	O12	O^6
112	1	H13	H^10	O10	O^5
113	1	H12	H^9	O8	O^4
114	1	H10	H^8	O6	O^3
115	1	H9	H^7	O4	O^2
116	1	H8	H^6	O2	O^1
117	1	NC <sup>2</sup>	-	I <sup>2</sup>	-
118	1	GND (Bank 1)	-	GND (Bank 1)	-
119	1	VCCO (Bank 1)	-	VCCO (Bank 1)	-
120	1	H6	H^5	P12	P^6
121	1	H5	H^4	P10	P^5
122	1	H4	H^3	P8	P^4
123	1	H2	H^2	P6	P^3
124	1	H1	H^1	P4	P^2
125	1	H0/GOE1	H^0	P2/GOE1	P^1
126	1	CLK3/I	-	CLK3/I	-
127	0	GND (Bank 0)	-	GND (Bank 0)	-
128	0	CLK0/I	-	CLK0/I	-

## ispMACH 4000B (2.5V) Industrial Devices

Family	Part Number	Macrocells	Voltage	t <sub>PD</sub>	Package	Pin/Ball Count	I/O	Grade
LC4032B	LC4032B-5T48I	32	2.5	5	TQFP	48	32	I
	LC4032B-75T48I	32	2.5	7.5	TQFP	48	32	I
	LC4032B-10T48I	32	2.5	10	TQFP	48	32	I
	LC4032B-5T44I	32	2.5	5	TQFP	44	30	I
	LC4032B-75T44I	32	2.5	7.5	TQFP	44	30	I
	LC4032B-10T44I	32	2.5	10	TQFP	44	30	I
LC4064B	LC4064B-5T100I	64	2.5	5	TQFP	100	64	I
	LC4064B-75T100I	64	2.5	7.5	TQFP	100	64	I
	LC4064B-10T100I	64	2.5	10	TQFP	100	64	I
	LC4064B-5T48I	64	2.5	5	TQFP	48	32	I
	LC4064B-75T48I	64	2.5	7.5	TQFP	48	32	I
	LC4064B-10T48I	64	2.5	10	TQFP	48	32	I
	LC4064B-5T44I	64	2.5	5	TQFP	44	30	I
	LC4064B-75T44I	64	2.5	7.5	TQFP	44	30	I
	LC4064B-10T44I	64	2.5	10	TQFP	44	30	I
LC4128B	LC4128B-5T128I	128	2.5	5	TQFP	128	92	I
	LC4128B-75T128I	128	2.5	7.5	TQFP	128	92	I
	LC4128B-10T128I	128	2.5	10	TQFP	128	92	I
	LC4128B-5T100I	128	2.5	5	TQFP	100	64	I
	LC4128B-75T100I	128	2.5	7.5	TQFP	100	64	I
	LC4128B-10T100I	128	2.5	10	TQFP	100	64	I
LC4256B	LC4256B-5FT256AI	256	2.5	5	ftBGA	256	128	I
	LC4256B-75FT256AI	256	2.5	7.5	ftBGA	256	128	I
	LC4256B-10FT256AI	256	2.5	10	ftBGA	256	128	I
	LC4256B-5FT256BI	256	2.5	5	ftBGA	256	160	I
	LC4256B-75FT256BI	256	2.5	7.5	ftBGA	256	160	I
	LC4256B-10FT256BI	256	2.5	10	ftBGA	256	160	I
	LC4256B-5F256AI <sup>1</sup>	256	2.5	5	fpBGA	256	128	I
	LC4256B-75F256AI <sup>1</sup>	256	2.5	7.5	fpBGA	256	128	I
	LC4256B-10F256AI <sup>1</sup>	256	2.5	10	fpBGA	256	128	I
	LC4256B-5F256BI <sup>1</sup>	256	2.5	5	fpBGA	256	160	I
	LC4256B-75F256BI <sup>1</sup>	256	2.5	7.5	fpBGA	256	160	I
	LC4256B-10F256BI <sup>1</sup>	256	2.5	10	fpBGA	256	160	I
	LC4256B-5T176I	256	2.5	5	TQFP	176	128	I
	LC4256B-75T176I	256	2.5	7.5	TQFP	176	128	I
	LC4256B-10T176I	256	2.5	10	TQFP	176	128	I
	LC4256B-5T100I	256	2.5	5	TQFP	100	64	I
	LC4256B-75T100I	256	2.5	7.5	TQFP	100	64	I
	LC4256B-10T100I	256	2.5	10	TQFP	100	64	I

## ispMACH 4000C (1.8V) Lead-Free Commercial Devices (Cont.)

Device	Part Number	Macrocells	Voltage	t <sub>PD</sub>	Package	Pin/Ball Count	I/O	Grade
LC4512C	LC4512C-35FTN256C	512	1.8	3.5	Lead-free ftBGA	256	208	C
	LC4512C-5FTN256C	512	1.8	5	Lead-free ftBGA	256	208	C
	LC4512C-75FTN256C	512	1.8	7.5	Lead-free ftBGA	256	208	C
	LC4512C-35FN256C <sup>1</sup>	512	1.8	3.5	Lead-free fpBGA	256	208	C
	LC4512C-5FN256C <sup>1</sup>	512	1.8	5	Lead-free fpBGA	256	208	C
	LC4512C-75FN256C <sup>1</sup>	512	1.8	7.5	Lead-free fpBGA	256	208	C
	LC4512C-35TN176C	512	1.8	3.5	Lead-free TQFP	176	128	C
	LC4512C-5TN176C	512	1.8	5	Lead-free TQFP	176	128	C
	LC4512C-75TN176C	512	1.8	7.5	Lead-free TQFP	176	128	C

1. Use ftBGA package. fpBGA package devices have been discontinued via PCN#14A-07.

## ispMACH 4000C (1.8V) Lead-Free Industrial Devices

Device	Part Number	Macrocells	Voltage	t <sub>PD</sub>	Package	Pin/Ball Count	I/O	Grade
LC4032C	LC4032C-5TN48I	32	1.8	5	Lead-free TQFP	48	32	I
	LC4032C-75TN48I	32	1.8	7.5	Lead-free TQFP	48	32	I
	LC4032C-10TN48I	32	1.8	10	Lead-free TQFP	48	32	I
	LC4032C-5TN44I	32	1.8	5	Lead-free TQFP	44	30	I
	LC4032C-75TN44I	32	1.8	7.5	Lead-free TQFP	44	30	I
	LC4032C-10TN44I	32	1.8	10	Lead-free TQFP	44	30	I
LC4064C	LC4064C-5TN100I	64	1.8	5	Lead-free TQFP	100	64	I
	LC4064C-75TN100I	64	1.8	7.5	Lead-free TQFP	100	64	I
	LC4064C-10TN100I	64	1.8	10	Lead-free TQFP	100	64	I
	LC4064C-5TN48I	64	1.8	5	Lead-free TQFP	48	32	I
	LC4064C-75TN48I	64	1.8	7.5	Lead-free TQFP	48	32	I
	LC4064C-10TN48I	64	1.8	10	Lead-free TQFP	48	32	I
	LC4064C-5TN44I	64	1.8	5	Lead-free TQFP	44	30	I
	LC4064C-75TN44I	64	1.8	5	Lead-free TQFP	44	30	I
LC4128C	LC4128C-10TN128I	128	1.8	5	Lead-free TQFP	128	92	I
	LC4128C-75TN128I	128	1.8	7.5	Lead-free TQFP	128	92	I
	LC4128C-5TN128I	128	1.8	10	Lead-free TQFP	128	92	I
	LC4128C-5TN100I	128	1.8	5	Lead-free TQFP	100	64	I
	LC4128C-75TN100I	128	1.8	7.5	Lead-free TQFP	100	64	I
	LC4128C-10TN100I	128	1.8	10	Lead-free TQFP	100	64	I

## Revision History (Cont.)

Date	Version	Change Summary
January 2004	20z	ispMACH 4000Z data sheet status changed from preliminary to final. Documents production release of the ispMACH 4256Z device.
		Added new feature - ispMACH 4000Z supports operation down to 1.6V.
		Added lead-free packaging ordering part numbers for the ispMACH 4000Z/C/V devices.
April 2004	21z	Updated $I_{PU}$ (I/O Weak Pull-up Resistor Current) max. specification for the ispMACH 4000V/B/C; -150 $\mu$ A to -200 $\mu$ A.
November 2004	22z	Added User Electronic Signature section.
		Added ispMACH 4000B (2.5V) Lead-Free Ordering Part Numbers.
December 2004	22z.1	Updated Further Information section.
February 2006	22z.2	Clarification to ispMACH 4000Z Input Leakage ( $I_{IH}$ ) specification.
March 2007	22.3	Updated ispMACH 4000 Introduction section.
		Updated Signal Descriptions table.
June 2007	22.4	Updated Features bullets to include reference to "LA" automotive data sheet under the "Broad Device Offering" bullet.
		Added footnote 1 to Part Number Description to reference the "LA" automotive data sheet.
		Changed device temperature references from 'Automotive' to "Extended Temperature" for non-AEC-Q100 qualified devices.
November 2007	23.0	Added 256-ftBGA package Ordering Part Number information per PCN#14A-07.
May 2009	23.1	Correction to $t_{CW}$ , $t_{GW}$ , $t_{WIR}$ and $f_{MAX}$ parameters in ispMACH 4000Z External Switching Characteristics table.
		Correction to $t_{CW}$ , $t_{GW}$ , $t_{WIR}$ and $f_{MAX}$ parameters in ispMACH 4000V/B/C External Switching Characteristics table.