

Welcome to [E-XFL.COM](#)


## Understanding [Embedded - CPLDs \(Complex Programmable Logic Devices\)](#)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

## Applications of Embedded - CPLDs

### Details

|                                 |   |
|---------------------------------|---|
| Product Status                  | Obsolete  |
| Programmable Type               | In System Programmable  |
| Delay Time tpd(1) Max           | 7.5 ns  |
| Voltage Supply - Internal       | 1.65V ~ 1.95V   |
| Number of Logic Elements/Blocks | 4   |
| Number of Macrocells            | 64  |
| Number of Gates                 | -   |
| Number of I/O                   | 30  |
| Operating Temperature           | -40°C ~ 105°C (TJ)  |
| Mounting Type                   | Surface Mount   |
| Package / Case                  | 44-TQFP   |
| Supplier Device Package         | 44-TQFP (10x10)   |
| Purchase URL                    | <a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/lc4064c-75tn44i">https://www.e-xfl.com/product-detail/lattice-semiconductor/lc4064c-75tn44i</a> |

**Figure 3. AND Array**

Note:  
⊗ Indicates programmable fuse.


## Enhanced Logic Allocator

Within the logic allocator, product terms are allocated to macrocells in product term clusters. Each product term cluster is associated with a macrocell. The cluster size for the ispMACH 4000 family is 4+1 (total 5) product terms. The software automatically considers the availability and distribution of product term clusters as it fits the functions within a GLB. The logic allocator is designed to provide three speed paths: 5-PT fast bypass path, 20-PT Speed Locking path and an up to 80-PT path. The availability of these three paths lets designers trade timing variability for increased performance.

The enhanced Logic Allocator of the ispMACH 4000 family consists of the following blocks:

- Product Term Allocator
- Cluster Allocator
- Wide Steering Logic

Figure 4 shows a macrocell slice of the Logic Allocator. There are 16 such slices in the GLB.

**Figure 4. Macrocell Slice**


## Output Routing Pool (ORP)

The Output Routing Pool allows macrocell outputs to be connected to any of several I/O cells within an I/O block. This provides greater flexibility in determining the pinout and allows design changes to occur without affecting the pinout. The output routing pool also provides a parallel capability for routing macrocell-level OE product terms. This allows the OE product term to follow the macrocell output as it is switched between I/O cells. Additionally, the output routing pool allows the macrocell output or true and complement forms of the 5-PT bypass signal to bypass the output routing multiplexers and feed the I/O cell directly. The enhanced ORP of the ispMACH 4000 family consists of the following elements:

- Output Routing Multiplexers
- OE Routing Multiplexers
- Output Routing Pool Bypass Multiplexers

Figure 7 shows the structure of the ORP from the I/O cell perspective. This is referred to as an ORP slice. Each ORP has as many ORP slices as there are I/O cells in the corresponding I/O block.

**Figure 7. ORP Slice**



## Output Routing Multiplexers

The details of connections between the macrocells and the I/O cells vary across devices and within a device dependent on the maximum number of I/Os available. Tables 5-9 provide the connection details.

**Table 6. ORP Combinations for I/O Blocks with 8 I/Os**

| I/O Cell | Available Macrocells                 |
|----------|--------------------------------------|
| I/O 0    | M0, M1, M2, M3, M4, M5, M6, M7       |
| I/O 1    | M2, M3, M4, M5, M6, M7, M8, M9       |
| I/O 2    | M4, M5, M6, M7, M8, M9, M10, M11     |
| I/O 3    | M6, M7, M8, M9, M10, M11, M12, M13   |
| I/O 4    | M8, M9, M10, M11, M12, M13, M14, M15 |
| I/O 5    | M10, M11, M12, M13, M14, M15, M0, M1 |
| I/O 6    | M12, M13, M14, M15, M0, M1, M2, M3   |
| I/O 7    | M14, M15, M0, M1, M2, M3, M4, M5     |

## IEEE 1532-Compliant In-System Programming

Programming devices in-system provides a number of significant benefits including: rapid prototyping, lower inventory levels, higher quality and the ability to make in-field modifications. All ispMACH 4000 devices provide In-System Programming (ISP™) capability through the Boundary Scan Test Access Port. This capability has been implemented in a manner that ensures that the port remains complaint to the IEEE 1149.1 standard. By using IEEE 1149.1 as the communication interface through which ISP is achieved, users get the benefit of a standard, well-defined interface. All ispMACH 4000 devices are also compliant with the IEEE 1532 standard.

The ispMACH 4000 devices can be programmed across the commercial temperature and voltage range. The PC-based Lattice software facilitates in-system programming of ispMACH 4000 devices. The software takes the JEDEC file output produced by the design implementation software, along with information about the scan chain, and creates a set of vectors used to drive the scan chain. The software can use these vectors to drive a scan chain via the parallel port of a PC. Alternatively, the software can output files in formats understood by common automated test equipment. This equipment can then be used to program ispMACH 4000 devices during the testing of a circuit board.

## User Electronic Signature

The User Electronic Signature (UES) allows the designer to include identification bits or serial numbers inside the device, stored in E<sup>2</sup>CMOS memory. The ispMACH 4000 device contains 32 UES bits that can be configured by the user to store unique data such as ID codes, revision numbers or inventory control codes.

## Security Bit

A programmable security bit is provided on the ispMACH 4000 devices as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, this bit defeats readback of the programmed pattern by a device programmer, securing proprietary designs from competitors. Programming and verification are also defeated by the security bit. The bit can only be reset by erasing the entire device.

## Hot Socketing

The ispMACH 4000 devices are well-suited for applications that require hot socketing capability. Hot socketing a device requires that the device, during power-up and down, can tolerate active signals on the I/Os and inputs without being damaged. Additionally, it requires that the effects of I/O pin loading be minimal on active signals. The ispMACH 4000 devices provide this capability for input voltages in the range 0V to 3.0V.

## Density Migration

The ispMACH 4000 family has been designed to ensure that different density devices in the same package have the same pin-out. Furthermore, the architecture ensures a high success rate when performing design migration from lower density parts to higher density parts. In many cases, it is possible to shift a lower utilization design targeted for a high density device to a lower density device. However, the exact details of the final resource utilization will impact the likely success in each case.

## Supply Current, ispMACH 4000V/B/C

### Over Recommended Operating Conditions

| Symbol                           | Parameter                      | Condition  | Min. | Typ. | Max. | Units |
|----------------------------------|--------------------------------|------------|------|------|------|-------|
| <b>ispMACH 4032V/B/C</b>         |                                |            |      |      |      |       |
| ICC <sup>1,2,3</sup>             | Operating Power Supply Current | Vcc = 3.3V | —    | 11.8 | —    | mA    |
|                                  |                                | Vcc = 2.5V | —    | 11.8 | —    | mA    |
|                                  |                                | Vcc = 1.8V | —    | 1.8  | —    | mA    |
| ICC <sup>4</sup>                 | Standby Power Supply Current   | Vcc = 3.3V | —    | 11.3 | —    | mA    |
|                                  |                                | Vcc = 2.5V | —    | 11.3 | —    | mA    |
|                                  |                                | Vcc = 1.8V | —    | 1.3  | —    | mA    |
| <b>ispMACH 4064V/B/C</b>         |                                |            |      |      |      |       |
| ICC <sup>1,2,3</sup>             | Operating Power Supply Current | Vcc = 3.3V | —    | 12   | —    | mA    |
|                                  |                                | Vcc = 2.5V | —    | 12   | —    | mA    |
|                                  |                                | Vcc = 1.8V | —    | 2    | —    | mA    |
| ICC <sup>5</sup>                 | Standby Power Supply Current   | Vcc = 3.3V | —    | 11.5 | —    | mA    |
|                                  |                                | Vcc = 2.5V | —    | 11.5 | —    | mA    |
|                                  |                                | Vcc = 1.8V | —    | 1.5  | —    | mA    |
| <b>ispMACH 4128V/B/C</b>         |                                |            |      |      |      |       |
| ICC <sup>1,2,3</sup>             | Operating Power Supply Current | Vcc = 3.3V | —    | 12   | —    | mA    |
|                                  |                                | Vcc = 2.5V | —    | 12   | —    | mA    |
|                                  |                                | Vcc = 1.8V | —    | 2    | —    | mA    |
| ICC <sup>4</sup>                 | Standby Power Supply Current   | Vcc = 3.3V | —    | 11.5 | —    | mA    |
|                                  |                                | Vcc = 2.5V | —    | 11.5 | —    | mA    |
|                                  |                                | Vcc = 1.8V | —    | 1.5  | —    | mA    |
| <b>ispMACH 4256V/B/C</b>         |                                |            |      |      |      |       |
| I <sub>CC</sub> <sup>1,2,3</sup> | Operating Power Supply Current | Vcc = 3.3V | —    | 12.5 | —    | mA    |
|                                  |                                | Vcc = 2.5V | —    | 12.5 | —    | mA    |
|                                  |                                | Vcc = 1.8V | —    | 2.5  | —    | mA    |
| I <sub>CC</sub> <sup>4</sup>     | Standby Power Supply Current   | Vcc = 3.3V | —    | 12   | —    | mA    |
|                                  |                                | Vcc = 2.5V | —    | 12   | —    | mA    |
|                                  |                                | Vcc = 1.8V | —    | 2    | —    | mA    |
| <b>ispMACH 4384V/B/C</b>         |                                |            |      |      |      |       |
| I <sub>CC</sub> <sup>1,2,3</sup> | Operating Power Supply Current | Vcc = 3.3V | —    | 13.5 | —    | mA    |
|                                  |                                | Vcc = 2.5V | —    | 13.5 | —    | mA    |
|                                  |                                | Vcc = 1.8V | —    | 3.5  | —    | mA    |
| I <sub>CC</sub> <sup>4</sup>     | Standby Power Supply Current   | Vcc = 3.3V | —    | 12.5 | —    | mA    |
|                                  |                                | Vcc = 2.5V | —    | 12.5 | —    | mA    |
|                                  |                                | Vcc = 1.8V | —    | 2.5  | —    | mA    |
| <b>ispMACH 4512V/B/C</b>         |                                |            |      |      |      |       |
| I <sub>CC</sub> <sup>1,2,3</sup> | Operating Power Supply Current | Vcc = 3.3V | —    | 14   | —    | mA    |
|                                  |                                | Vcc = 2.5V | —    | 14   | —    | mA    |
|                                  |                                | Vcc = 1.8V | —    | 4    | —    | mA    |

## Supply Current, ispMACH 4000Z (Cont.)

Over Recommended Operating Conditions

| Symbol                    | Parameter                      | Condition              | Min. | Typ. | Max. | Units |
|---------------------------|--------------------------------|------------------------|------|------|------|-------|
| <b>ispMACH 4256ZC</b>     |                                |                        |      |      |      |       |
| ICC <sup>1, 2, 3, 5</sup> | Operating Power Supply Current | Vcc = 1.8V, TA = 25°C  | —    | 341  | —    | µA    |
|                           |                                | Vcc = 1.9V, TA = 70°C  | —    | 361  | —    | µA    |
|                           |                                | Vcc = 1.9V, TA = 85°C  | —    | 372  | —    | µA    |
|                           |                                | Vcc = 1.9V, TA = 125°C | —    | 468  | —    | µA    |
| ICC <sup>4, 5</sup>       | Standby Power Supply Current   | Vcc = 1.8V, TA = 25°C  | —    | 13   | —    | µA    |
|                           |                                | Vcc = 1.9V, TA = 70°C  | —    | 32   | 55   | µA    |
|                           |                                | Vcc = 1.9V, TA = 85°C  | —    | 43   | 90   | µA    |
|                           |                                | Vcc = 1.9V, TA = 125°C | —    | 135  | —    | µA    |

1. TA = 25°C, frequency = 1.0 MHz.

2. Device configured with 16-bit counters.

3. ICC varies with specific device configuration and operating frequency.

4. VCCO = 3.6V, VIN = 0V or VCCO, bus maintenance turned off. VIN above VCCO will add transient current above the specified standby ICC.

5. Includes VCCO current without output loading.

## I/O DC Electrical Characteristics

Over Recommended Operating Conditions

| Standard                 | V <sub>IL</sub> |                                     | V <sub>IH</sub>                     |         | V <sub>OL</sub><br>Max (V) | V <sub>OH</sub><br>Min (V) | I <sub>OL</sub> <sup>1</sup><br>(mA) | I <sub>OH</sub> <sup>1</sup><br>(mA) |
|--------------------------|-----------------|-------------------------------------|-------------------------------------|---------|----------------------------|----------------------------|--------------------------------------|--------------------------------------|
|                          | Min (V)         | Max (V)                             | Min (V)                             | Max (V) |                            |                            |                                      |                                      |
| LV TTL                   | -0.3            | 0.80                                | 2.0                                 | 5.5     | 0.40                       | V <sub>CCO</sub> - 0.40    | 8.0                                  | -4.0                                 |
|                          |                 |                                     |                                     |         | 0.20                       | V <sub>CCO</sub> - 0.20    | 0.1                                  | -0.1                                 |
| LV CMOS 3.3              | -0.3            | 0.80                                | 2.0                                 | 5.5     | 0.40                       | V <sub>CCO</sub> - 0.40    | 8.0                                  | -4.0                                 |
|                          |                 |                                     |                                     |         | 0.20                       | V <sub>CCO</sub> - 0.20    | 0.1                                  | -0.1                                 |
| LV CMOS 2.5              | -0.3            | 0.70                                | 1.70                                | 3.6     | 0.40                       | V <sub>CCO</sub> - 0.40    | 8.0                                  | -4.0                                 |
|                          |                 |                                     |                                     |         | 0.20                       | V <sub>CCO</sub> - 0.20    | 0.1                                  | -0.1                                 |
| LV CMOS 1.8<br>(4000V/B) | -0.3            | 0.63                                | 1.17                                | 3.6     | 0.40                       | V <sub>CCO</sub> - 0.45    | 2.0                                  | -2.0                                 |
|                          |                 |                                     |                                     |         | 0.20                       | V <sub>CCO</sub> - 0.20    | 0.1                                  | -0.1                                 |
| LV CMOS 1.8<br>(4000C/Z) | -0.3            | 0.35 * V <sub>CC</sub>              | 0.65 * V <sub>CC</sub>              | 3.6     | 0.40                       | V <sub>CCO</sub> - 0.45    | 2.0                                  | -2.0                                 |
|                          |                 |                                     |                                     |         | 0.20                       | V <sub>CCO</sub> - 0.20    | 0.1                                  | -0.1                                 |
| PCI 3.3 (4000V/B)        | -0.3            | 1.08                                | 1.5                                 | 5.5     | 0.1 V <sub>CCO</sub>       | 0.9 V <sub>CCO</sub>       | 1.5                                  | -0.5                                 |
| PCI 3.3 (4000C/Z)        | -0.3            | 0.3 * 3.3 * (V <sub>CC</sub> / 1.8) | 0.5 * 3.3 * (V <sub>CC</sub> / 1.8) | 5.5     | 0.1 V <sub>CCO</sub>       | 0.9 V <sub>CCO</sub>       | 1.5                                  | -0.5                                 |

1. The average DC current drawn by I/Os between adjacent bank GND connections, or between the last GND in an I/O bank and the end of the I/O bank, as shown in the logic signals connection table, shall not exceed  $n \cdot 8\text{mA}$ . Where  $n$  is the number of I/Os between bank GND connections or between the last GND in a bank and the end of a bank.

**ispMACH 4000V/B/C Internal Timing Parameters**

Over Recommended Operating Conditions

| Parameter                    | Description                                      | -2.5 | -2.7 | -3   | -3.5 | Units |
|------------------------------|--|------|------|------|------|-------|
| <b>In/Out Delays</b>         |  |      |      |      |      |       |
| $t_{IN}$                     | Input Buffer Delay                               | —    | 0.60 | —    | 0.60 | —     |
| $t_{GOE}$                    | Global OE Pin Delay                              | —    | 2.04 | —    | 2.54 | —     |
| $t_{GCLK\_IN}$               | Global Clock Input Buffer Delay                  | —    | 0.78 | —    | 1.28 | —     |
| $t_{BUF}$                    | Delay through Output Buffer                      | —    | 0.85 | —    | 0.85 | —     |
| $t_{EN}$                     | Output Enable Time                               | —    | 0.96 | —    | 0.96 | —     |
| $t_{DIS}$                    | Output Disable Time                              | —    | 0.96 | —    | 0.96 | —     |
| <b>Routing/GLB Delays</b>    |  |      |      |      |      |       |
| $t_{ROUTE}$                  | Delay through GRP                                | —    | 0.61 | —    | 0.81 | —     |
| $t_{MCELL}$                  | Macrocell Delay                                  | —    | 0.45 | —    | 0.55 | —     |
| $t_{INREG}$                  | Input Buffer to Macrocell Register Delay         | —    | 0.11 | —    | 0.31 | —     |
| $t_{FBK}$                    | Internal Feedback Delay                          | —    | 0.00 | —    | 0.00 | —     |
| $t_{PDb}$                    | 5-PT Bypass Propagation Delay                    | —    | 0.44 | —    | 0.44 | —     |
| $t_{PDi}$                    | Macrocell Propagation Delay                      | —    | 0.64 | —    | 0.64 | —     |
| <b>Register/Latch Delays</b> |  |      |      |      |      |       |
| $t_S$                        | D-Register Setup Time (Global Clock)             | 0.92 | —    | 1.12 | —    | 1.02  |
| $t_{S\_PT}$                  | D-Register Setup Time (Product Term Clock)       | 1.42 | —    | 1.32 | —    | 1.32  |
| $t_{ST}$                     | T-Register Setup Time (Global Clock)             | 1.12 | —    | 1.32 | —    | 1.22  |
| $t_{ST\_PT}$                 | T-Register Setup Time (Product Term Clock)       | 1.42 | —    | 1.32 | —    | 1.32  |
| $t_H$                        | D-Register Hold Time                             | 0.88 | —    | 0.68 | —    | 0.98  |
| $t_{HT}$                     | T-Register Hold Time                             | 0.88 | —    | 0.68 | —    | 0.98  |
| $t_{SIR}$                    | D-Input Register Setup Time (Global Clock)       | 0.82 | —    | 1.37 | —    | 1.27  |
| $t_{SIR\_PT}$                | D-Input Register Setup Time (Product Term Clock) | 1.45 | —    | 1.45 | —    | 1.45  |
| $t_{HIR}$                    | D-Input Register Hold Time (Global Clock)        | 0.88 | —    | 0.63 | —    | 0.73  |
| $t_{HIR\_PT}$                | D-Input Register Hold Time (Product Term Clock)  | 0.88 | —    | 0.63 | —    | 0.73  |
| $t_{COi}$                    | Register Clock to Output/Feedback MUX Time       | —    | 0.52 | —    | 0.52 | —     |
| $t_{CES}$                    | Clock Enable Setup Time                          | 2.25 | —    | 2.25 | —    | 2.25  |
| $t_{CEH}$                    | Clock Enable Hold Time                           | 1.88 | —    | 1.88 | —    | 1.88  |
| $t_{SL}$                     | Latch Setup Time (Global Clock)                  | 0.92 | —    | 1.12 | —    | 1.02  |
| $t_{SL\_PT}$                 | Latch Setup Time (Product Term Clock)            | 1.42 | —    | 1.32 | —    | 1.32  |
| $t_{HL}$                     | Latch Hold Time                                  | 1.17 | —    | 1.17 | —    | 1.17  |
| $t_{GOi}$                    | Latch Gate to Output/Feedback MUX Time           | —    | 0.33 | —    | 0.33 | —     |

**ispMACH 4000V/B/C Internal Timing Parameters**

Over Recommended Operating Conditions

| Parameter                    | Description  | -5   |      | -75  |      | -10  |      | Units |
|------------------------------|--|------|------|------|------|------|------|-------|
|                              |  | Min. | Max. | Min. | Max. | Min. | Max. |       |
| <b>In/Out Delays</b>         |  |      |      |      |      |      |      |       |
| $t_{IN}$                     | Input Buffer Delay   | —    | 0.95 | —    | 1.50 | —    | 2.00 | ns    |
| $t_{GOE}$                    | Global OE Pin Delay  | —    | 4.04 | —    | 6.04 | —    | 7.04 | ns    |
| $t_{GCLK\_IN}$               | Global Clock Input Buffer Delay                                    | —    | 1.83 | —    | 2.28 | —    | 3.28 | ns    |
| $t_{BUF}$                    | Delay through Output Buffer  | —    | 1.00 | —    | 1.50 | —    | 1.50 | ns    |
| $t_{EN}$                     | Output Enable Time   | —    | 0.96 | —    | 0.96 | —    | 0.96 | ns    |
| $t_{DIS}$                    | Output Disable Time  | —    | 0.96 | —    | 0.96 | —    | 0.96 | ns    |
| <b>Routing/GLB Delays</b>    |  |      |      |      |      |      |      |       |
| $t_{ROUTE}$                  | Delay through GRP  | —    | 1.51 | —    | 2.26 | —    | 3.26 | ns    |
| $t_{MCELL}$                  | Macrocell Delay  | —    | 1.05 | —    | 1.45 | —    | 1.95 | ns    |
| $t_{INREG}$                  | Input Buffer to Macrocell Register Delay                           | —    | 0.56 | —    | 0.96 | —    | 1.46 | ns    |
| $t_{FBK}$                    | Internal Feedback Delay  | —    | 0.00 | —    | 0.00 | —    | 0.00 | ns    |
| $t_{PD_b}$                   | 5-PT Bypass Propagation Delay                                      | —    | 1.54 | —    | 2.24 | —    | 3.24 | ns    |
| $t_{PD_i}$                   | Macrocell Propagation Delay  | —    | 0.94 | —    | 1.24 | —    | 1.74 | ns    |
| <b>Register/Latch Delays</b> |  |      |      |      |      |      |      |       |
| $t_S$                        | D-Register Setup Time (Global Clock)                               | 1.32 | —    | 1.57 | —    | 1.57 | —    | ns    |
| $t_{S\_PT}$                  | D-Register Setup Time (Product Term Clock)                         | 1.32 | —    | 1.32 | —    | 1.32 | —    | ns    |
| $t_{ST}$                     | T-Register Setup Time (Global Clock)                               | 1.52 | —    | 1.77 | —    | 1.77 | —    | ns    |
| $t_{ST\_PT}$                 | T-Register Setup Time (Product Term Clock)                         | 1.32 | —    | 1.32 | —    | 1.32 | —    | ns    |
| $t_H$                        | D-Register Hold Time   | 1.68 | —    | 2.93 | —    | 3.93 | —    | ns    |
| $t_{HT}$                     | T-Register Hold Time   | 1.68 | —    | 2.93 | —    | 3.93 | —    | ns    |
| $t_{SIR}$                    | D-Input Register Setup Time (Global Clock)                         | 1.52 | —    | 1.57 | —    | 1.57 | —    | ns    |
| $t_{SIR\_PT}$                | D-Input Register Setup Time (Product Term Clock)                   | 1.45 | —    | 1.45 | —    | 1.45 | —    | ns    |
| $t_{HIR}$                    | D-Input Register Hold Time (Global Clock)                          | 0.68 | —    | 1.18 | —    | 1.18 | —    | ns    |
| $t_{HIR\_PT}$                | D-Input Register Hold Time (Product Term Clock)                    | 0.68 | —    | 1.18 | —    | 1.18 | —    | ns    |
| $t_{COi}$                    | Register Clock to Output/Feedback MUX Time                         | —    | 0.52 | —    | 0.67 | —    | 1.17 | ns    |
| $t_{CES}$                    | Clock Enable Setup Time  | 2.25 | —    | 2.25 | —    | 2.25 | —    | ns    |
| $t_{CEH}$                    | Clock Enable Hold Time   | 1.88 | —    | 1.88 | —    | 1.88 | —    | ns    |
| $t_{SL}$                     | Latch Setup Time (Global Clock)                                    | 1.32 | —    | 1.57 | —    | 1.57 | —    | ns    |
| $t_{SL\_PT}$                 | Latch Setup Time (Product Term Clock)                              | 1.32 | —    | 1.32 | —    | 1.32 | —    | ns    |
| $t_{HL}$                     | Latch Hold Time  | 1.17 | —    | 1.17 | —    | 1.17 | —    | ns    |
| $t_{GOi}$                    | Latch Gate to Output/Feedback MUX Time                             | —    | 0.33 | —    | 0.33 | —    | 0.33 | ns    |
| $t_{PDLi}$                   | Propagation Delay through Transparent Latch to Output/Feedback MUX | —    | 0.25 | —    | 0.25 | —    | 0.25 | ns    |
| $t_{SRi}$                    | Asynchronous Reset or Set to Output/Feedback MUX Delay             | 0.28 | —    | 0.28 | —    | 0.28 | —    | ns    |
| $t_{SRR}$                    | Asynchronous Reset or Set Recovery Time                            | 1.67 | —    | 1.67 | —    | 1.67 | —    | ns    |
| <b>Control Delays</b>        |  |      |      |      |      |      |      |       |
| $t_{BCLK}$                   | GLB PT Clock Delay   | —    | 1.12 | —    | 1.12 | —    | 0.62 | ns    |
| $t_{PTCLK}$                  | Macrocell PT Clock Delay   | —    | 0.87 | —    | 0.87 | —    | 0.87 | ns    |
| $t_{BSR}$                    | GLB PT Set/Reset Delay   | —    | 1.83 | —    | 1.83 | —    | 1.83 | ns    |
| $t_{PTSR}$                   | Macrocell PT Set/Reset Delay                                       | —    | 2.51 | —    | 3.41 | —    | 3.41 | ns    |

**ispMACH 4000Z Internal Timing Parameters**

Over Recommended Operating Conditions

| Parameter                    | Description  | -35  |      | -37  |      | -42  |      | Units |
|------------------------------|--|------|------|------|------|------|------|-------|
|                              |  | Min. | Max. | Min. | Max. | Min. | Max. |       |
| <b>In/Out Delays</b>         |  |      |      |      |      |      |      |       |
| $t_{IN}$                     | Input Buffer Delay   | —    | 0.75 | —    | 0.80 | —    | 0.75 | ns    |
| $t_{GOE}$                    | Global OE Pin Delay  | —    | 2.25 | —    | 2.25 | —    | 2.30 | ns    |
| $t_{GCLK\_IN}$               | Global Clock Input Buffer Delay                                    | —    | 1.60 | —    | 1.60 | —    | 1.95 | ns    |
| $t_{BUF}$                    | Delay through Output Buffer  | —    | 0.75 | —    | 0.90 | —    | 0.90 | ns    |
| $t_{EN}$                     | Output Enable Time   | —    | 2.25 | —    | 2.25 | —    | 2.50 | ns    |
| $t_{DIS}$                    | Output Disable Time  | —    | 1.35 | —    | 1.35 | —    | 2.50 | ns    |
| <b>Routing/GLB Delays</b>    |  |      |      |      |      |      |      |       |
| $t_{ROUTE}$                  | Delay through GRP  | —    | 1.60 | —    | 1.60 | —    | 2.15 | ns    |
| $t_{MCELL}$                  | Macrocell Delay  | —    | 0.65 | —    | 0.75 | —    | 0.85 | ns    |
| $t_{INREG}$                  | Input Buffer to Macrocell Register Delay                           | —    | 0.91 | —    | 1.00 | —    | 1.00 | ns    |
| $t_{FBK}$                    | Internal Feedback Delay  | —    | 0.05 | —    | 0.00 | —    | 0.00 | ns    |
| $t_{PDb}$                    | 5-PT Bypass Propagation Delay                                      | —    | 0.40 | —    | 0.40 | —    | 0.40 | ns    |
| $t_{PDi}$                    | Macrocell Propagation Delay  | —    | 0.25 | —    | 0.25 | —    | 0.65 | ns    |
| <b>Register/Latch Delays</b> |  |      |      |      |      |      |      |       |
| $t_S$                        | D-Register Setup Time (Global Clock)                               | 0.80 | —    | 0.95 | —    | 0.90 | —    | ns    |
| $t_{S\_PT}$                  | D-Register Setup Time (Product Term Clock)                         | 1.35 | —    | 1.95 | —    | 1.90 | —    | ns    |
| $t_{ST}$                     | T-Register Setup Time (Global Clock)                               | 1.00 | —    | 1.15 | —    | 1.10 | —    | ns    |
| $t_{ST\_PT}$                 | T-register Setup Time (Product Term Clock)                         | 1.55 | —    | 1.75 | —    | 2.10 | —    | ns    |
| $t_H$                        | D-Register Hold Time   | 1.40 | —    | 1.55 | —    | 1.80 | —    | ns    |
| $t_{HT}$                     | T-Resister Hold Time   | 1.40 | —    | 1.55 | —    | 1.80 | —    | ns    |
| $t_{SIR}$                    | D-Input Register Setup Time (Global Clock)                         | 0.94 | —    | 0.90 | —    | 1.50 | —    | ns    |
| $t_{SIR\_PT}$                | D-Input Register Setup Time (Product Term Clock)                   | 1.45 | —    | 1.45 | —    | 1.45 | —    | ns    |
| $t_{HIR}$                    | D-Input Register Hold Time (Global Clock)                          | 1.06 | —    | 1.20 | —    | 1.10 | —    | ns    |
| $t_{HIR\_PT}$                | D-Input Register Hold Time (Product Term Clock)                    | 0.88 | —    | 1.00 | —    | 1.00 | —    | ns    |
| $t_{COi}$                    | Register Clock to Output/Feedback MUX Time                         | —    | 0.65 | —    | 0.70 | —    | 0.65 | ns    |
| $t_{CES}$                    | Clock Enable Setup Time  | 1.00 | —    | 2.00 | —    | 2.00 | —    | ns    |
| $t_{CEH}$                    | Clock Enable Hold Time   | 0.00 | —    | 0.00 | —    | 0.00 | —    | ns    |
| $t_{SL}$                     | Latch Setup Time (Global Clock)                                    | 0.80 | —    | 0.95 | —    | 0.90 | —    | ns    |
| $t_{SL\_PT}$                 | Latch Setup Time (Product Term Clock)                              | 1.55 | —    | 1.95 | —    | 1.90 | —    | ns    |
| $t_{HL}$                     | Latch Hold Time  | 1.40 | —    | 1.80 | —    | 1.80 | —    | ns    |
| $t_{GOi}$                    | Latch Gate to Output/Feedback MUX Time                             | —    | 0.40 | —    | 0.33 | —    | 0.33 | ns    |
| $t_{PDLi}$                   | Propagation Delay through Transparent Latch to Output/Feedback MUX | —    | 0.30 | —    | 0.25 | —    | 0.25 | ns    |
| $t_{SRi}$                    | Asynchronous Reset or Set to Output/Feedback MUX Delay             | —    | 0.28 | —    | 0.28 | —    | 1.27 | ns    |
| $t_{SRR}$                    | Asynchronous Reset or Set Recovery Delay                           | —    | 2.00 | —    | 1.67 | —    | 1.80 | ns    |
| <b>Control Delays</b>        |  |      |      |      |      |      |      |       |
| $t_{BCLK}$                   | GLB PT Clock Delay   | —    | 1.30 | —    | 1.50 | —    | 1.55 | ns    |
| $t_{PTCLK}$                  | Macrocell PT Clock Delay   | —    | 1.50 | —    | 1.70 | —    | 1.55 | ns    |
| $t_{BSR}$                    | GLB PT Set/Reset Delay   | —    | 1.10 | —    | 1.83 | —    | 1.83 | ns    |
| $t_{PTSR}$                   | Macrocell PT Set/Reset Delay                                       | —    | 1.22 | —    | 2.02 | —    | 1.83 | ns    |

**ispMACH 4000V/B/C Timing Adders<sup>1</sup>**

| Adder Type                                   | Base Parameter                        | Description                                | -25  |      | -27  |      | -3   |      | -35  |      | Units |
|--|---------------------------------------|--|------|------|------|------|------|------|------|------|-------|
|  |                                       |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |       |
| <b>Optional Delay Adders</b>                 |                                       |  |      |      |      |      |      |      |      |      |       |
| $t_{INDIO}$                                  | $t_{INREG}$                           | Input register delay                       | —    | 0.95 | —    | 1.00 | —    | 1.00 | —    | 1.00 | ns    |
| $t_{EXP}$                                    | $t_{MCELL}$                           | Product term expander delay                | —    | 0.33 | —    | 0.33 | —    | 0.33 | —    | 0.33 | ns    |
| $t_{ORP}$                                    | —                                     | Output routing pool delay                  | —    | 0.05 | —    | 0.05 | —    | 0.05 | —    | 0.05 | ns    |
| $t_{BLA}$                                    | $t_{ROUTE}$                           | Additional block loading adder             | —    | 0.03 | —    | 0.05 | —    | 0.05 | —    | 0.05 | ns    |
| <b><math>t_{IOI}</math> Input Adjusters</b>  |                                       |  |      |      |      |      |      |      |      |      |       |
| LVTTL_in                                     | $t_{IN}$ , $t_{GCLK\_IN}$ , $t_{GOE}$ | Using LVTTL standard                       | —    | 0.60 | —    | 0.60 | —    | 0.60 | —    | 0.60 | ns    |
| LVCMOS33_in                                  | $t_{IN}$ , $t_{GCLK\_IN}$ , $t_{GOE}$ | Using LVCMOS 3.3 standard                  | —    | 0.60 | —    | 0.60 | —    | 0.60 | —    | 0.60 | ns    |
| LVCMOS25_in                                  | $t_{IN}$ , $t_{GCLK\_IN}$ , $t_{GOE}$ | Using LVCMOS 2.5 standard                  | —    | 0.60 | —    | 0.60 | —    | 0.60 | —    | 0.60 | ns    |
| LVCMOS18_in                                  | $t_{IN}$ , $t_{GCLK\_IN}$ , $t_{GOE}$ | Using LVCMOS 1.8 standard                  | —    | 0.00 | —    | 0.00 | —    | 0.00 | —    | 0.00 | ns    |
| PCI_in                                       | $t_{IN}$ , $t_{GCLK\_IN}$ , $t_{GOE}$ | Using PCI compatible input                 | —    | 0.60 | —    | 0.60 | —    | 0.60 | —    | 0.60 | ns    |
| <b><math>t_{IOO}</math> Output Adjusters</b> |                                       |  |      |      |      |      |      |      |      |      |       |
| LVTTL_out                                    | $t_{BUF}$ , $t_{EN}$ , $t_{DIS}$      | Output configured as TTL buffer            | —    | 0.20 | —    | 0.20 | —    | 0.20 | —    | 0.20 | ns    |
| LVCMOS33_out                                 | $t_{BUF}$ , $t_{EN}$ , $t_{DIS}$      | Output configured as 3.3V buffer           | —    | 0.20 | —    | 0.20 | —    | 0.20 | —    | 0.20 | ns    |
| LVCMOS25_out                                 | $t_{BUF}$ , $t_{EN}$ , $t_{DIS}$      | Output configured as 2.5V buffer           | —    | 0.10 | —    | 0.10 | —    | 0.10 | —    | 0.10 | ns    |
| LVCMOS18_out                                 | $t_{BUF}$ , $t_{EN}$ , $t_{DIS}$      | Output configured as 1.8V buffer           | —    | 0.00 | —    | 0.00 | —    | 0.00 | —    | 0.00 | ns    |
| PCI_out                                      | $t_{BUF}$ , $t_{EN}$ , $t_{DIS}$      | Output configured as PCI compatible buffer | —    | 0.20 | —    | 0.20 | —    | 0.20 | —    | 0.20 | ns    |
| Slow Slew                                    | $t_{BUF}$ , $t_{EN}$                  | Output configured for slow slew rate       | —    | 1.00 | —    | 1.00 | —    | 1.00 | —    | 1.00 | ns    |

Note: Open drain timing is the same as corresponding LVCMOS timing.

Timing v.3.2

1. Refer to TN1004, [ispMACH 4000 Timing Model Design and Usage Guidelines](#) for information regarding use of these adders.

**ispMACH 4032V/B/C and 4064V/B/C Logic Signal Connections:  
44-Pin TQFP**

| Pin Number | Bank Number | ispMACH 4032V/B/C |      | ispMACH 4064V/B/C |     |
|------------|-------------|-------------------|------|-------------------|-----|
|            |             | GLB/MC/Pad        | ORP  | GLB/MC/Pad        | ORP |
| 1          | -           | TDI               | -    | TDI               | -   |
| 2          | 0           | A5                | A^5  | A10               | A^5 |
| 3          | 0           | A6                | A^6  | A12               | A^6 |
| 4          | 0           | A7                | A^7  | A14               | A^7 |
| 5          | 0           | GND (Bank 0)      | -    | GND (Bank 0)      | -   |
| 6          | 0           | VCCO (Bank 0)     | -    | VCCO (Bank 0)     | -   |
| 7          | 0           | A8                | A^8  | B0                | B^0 |
| 8          | 0           | A9                | A^9  | B2                | B^1 |
| 9          | 0           | A10               | A^10 | B4                | B^2 |
| 10         | -           | TCK               | -    | TCK               | -   |
| 11         | -           | VCC               | -    | VCC               | -   |
| 12         | -           | GND               | -    | GND               | -   |
| 13         | 0           | A12               | A^12 | B8                | B^4 |
| 14         | 0           | A13               | A^13 | B10               | B^5 |
| 15         | 0           | A14               | A^14 | B12               | B^6 |
| 16         | 0           | A15               | A^15 | B14               | B^7 |
| 17         | 1           | CLK2/I            | -    | CLK2/I            | -   |
| 18         | 1           | B0                | B^0  | C0                | C^0 |
| 19         | 1           | B1                | B^1  | C2                | C^1 |
| 20         | 1           | B2                | B^2  | C4                | C^2 |
| 21         | 1           | B3                | B^3  | C6                | C^3 |
| 22         | 1           | B4                | B^4  | C8                | C^4 |
| 23         | -           | TMS               | -    | TMS               | -   |
| 24         | 1           | B5                | B^5  | C10               | C^5 |
| 25         | 1           | B6                | B^6  | C12               | C^6 |
| 26         | 1           | B7                | B^7  | C14               | C^7 |
| 27         | 1           | GND (Bank 1)      | -    | GND (Bank 1)      | -   |
| 28         | 1           | VCCO (Bank 1)     | -    | VCCO (Bank 1)     | -   |
| 29         | 1           | B8                | B^8  | D0                | D^0 |
| 30         | 1           | B9                | B^9  | D2                | D^1 |
| 31         | 1           | B10               | B^10 | D4                | D^2 |
| 32         | -           | TDO               | -    | TDO               | -   |
| 33         | -           | VCC               | -    | VCC               | -   |
| 34         | -           | GND               | -    | GND               | -   |
| 35         | 1           | B12               | B^12 | D8                | D^4 |
| 36         | 1           | B13               | B^13 | D10               | D^5 |
| 37         | 1           | B14               | B^14 | D12               | D^6 |
| 38         | 1           | B15/GOE1          | B^15 | D14/GOE1          | D^7 |
| 39         | 0           | CLK0/I            | -    | CLK0/I            | -   |
| 40         | 0           | A0/GOE0           | A^0  | A0/GOE0           | A^0 |
| 41         | 0           | A1                | A^1  | A2                | A^1 |

**ispMACH 4032V/B/C/Z and 4064V/B/C/Z Logic Signal Connections:  
48-Pin TQFP (Cont.)**

| Pin Number | Bank Number | ispMACH 4032V/B/C/Z |      | ispMACH 4064V/B/C |     | ispMACH 4064Z |     |
|------------|-------------|---------------------|------|-------------------|-----|---------------|-----|
|            |             | GLB/MC/Pad          | ORP  | GLB/MC/Pad        | ORP | GLB/MC/Pad    | ORP |
| 33         | 1           | B10                 | B^10 | D4                | D^2 | D10           | D^5 |
| 34         | 1           | B11                 | B^11 | D6                | D^3 | D8            | D^4 |
| 35         | -           | TDO                 | -    | TDO               | -   | TDO           | -   |
| 36         | -           | VCC                 | -    | VCC               | -   | VCC           | -   |
| 37         | -           | GND                 | -    | GND               | -   | GND           | -   |
| 38         | 1           | B12                 | B^12 | D8                | D^4 | D6            | D^3 |
| 39         | 1           | B13                 | B^13 | D10               | D^5 | D4            | D^2 |
| 40         | 1           | B14                 | B^14 | D12               | D^6 | D2            | D^1 |
| 41         | 1           | B15/GOE1            | B^15 | D14/GOE1          | D^7 | D0/GOE1       | D^0 |
| 42         | 1           | CLK3/I              | -    | CLK3/I            | -   | CLK3/I        | -   |
| 43         | 0           | CLK0/I              | -    | CLK0/I            | -   | CLK0/I        | -   |
| 44         | 0           | A0/GOE0             | A^0  | A0/GOE0           | A^0 | A0/GOE0       | A^0 |
| 45         | 0           | A1                  | A^1  | A2                | A^1 | A1            | A^1 |
| 46         | 0           | A2                  | A^2  | A4                | A^2 | A2            | A^2 |
| 47         | 0           | A3                  | A^3  | A6                | A^3 | A4            | A^3 |
| 48         | 0           | A4                  | A^4  | A8                | A^4 | A6            | A^4 |

**ispMACH 4032Z and 4064Z Logic Signal Connections: 56-Ball csBGA**

| Ball Number | Bank Number | ispMACH 4032Z   |      | ispMACH 4064Z  |     |
|-------------|-------------|-----------------|------|----------------|-----|
|             |             | GLB/MC/Pad      | ORP  | GLB/MC/Pad     | ORP |
| B1          | -           | TDI             | -    | TDI            | -   |
| C3          | 0           | A5              | A^5  | A8             | A^5 |
| C1          | 0           | A6              | A^6  | A10            | A^6 |
| D1          | 0           | A7              | A^7  | A11            | A^7 |
| D3          | 0           | GND (Bank 0)    | -    | GND (Bank 0)   | -   |
| E3          | 0           | NC <sup>1</sup> | -    | I <sup>1</sup> | -   |
| E1          | 0           | NC <sup>1</sup> | -    | I <sup>1</sup> | -   |
| F3          | 0           | VCCO (Bank 0)   | -    | VCCO (Bank 0)  | -   |
| F1          | 0           | A8              | A^8  | B15            | B^7 |
| G3          | 0           | A9              | A^9  | B12            | B^6 |
| G1          | 0           | A10             | A^10 | B10            | B^5 |
| H1          | 0           | A11             | A^11 | B8             | B^4 |
| J1          | 0           | NC              | -    | I              | -   |
| K1          | -           | TCK             | -    | TCK            | -   |
| K2          | -           | VCC             | -    | VCC            | -   |
| H3          | -           | GND             | -    | GND            | -   |
| K3          | -           | NC <sup>1</sup> | -    | I <sup>1</sup> | -   |
| K4          | 0           | A12             | A^12 | B6             | B^3 |
| H4          | 0           | A13             | A^13 | B4             | B^2 |
| H5          | 0           | A14             | A^14 | B2             | B^1 |

**ispMACH 4064V/B/C/Z, 4128V/B/C/Z, 4256V/B/C/Z Logic Signal Connections:  
100-Pin TQFP**

| Pin Number | Bank Number | ispMACH 4064V/B/C/Z |      | ispMACH 4128V/B/C/Z |     | ispMACH 4256V/B/C/Z |     |
|------------|-------------|---------------------|------|---------------------|-----|---------------------|-----|
|            |             | GLB/MC/Pad          | ORP  | GLB/MC/Pad          | ORP | GLB/MC/Pad          | ORP |
| 1          | -           | GND                 | -    | GND                 | -   | GND                 | -   |
| 2          | -           | TDI                 | -    | TDI                 | -   | TDI                 | -   |
| 3          | 0           | A8                  | A^8  | B0                  | B^0 | C12                 | C^3 |
| 4          | 0           | A9                  | A^9  | B2                  | B^1 | C10                 | C^2 |
| 5          | 0           | A10                 | A^10 | B4                  | B^2 | C6                  | C^1 |
| 6          | 0           | A11                 | A^11 | B6                  | B^3 | C2                  | C^0 |
| 7          | 0           | GND (Bank 0)        | -    | GND (Bank 0)        | -   | GND (Bank 0)        | -   |
| 8          | 0           | A12                 | A^12 | B8                  | B^4 | D12                 | D^3 |
| 9          | 0           | A13                 | A^13 | B10                 | B^5 | D10                 | D^2 |
| 10         | 0           | A14                 | A^14 | B12                 | B^6 | D6                  | D^1 |
| 11         | 0           | A15                 | A^15 | B13                 | B^7 | D4                  | D^0 |
| 12*        | 0           | I                   | -    | I                   | -   | I                   | -   |
| 13         | 0           | VCCO (Bank 0)       | -    | VCCO (Bank 0)       | -   | VCCO (Bank 0)       | -   |
| 14         | 0           | B15                 | B^15 | C14                 | C^7 | E4                  | E^0 |
| 15         | 0           | B14                 | B^14 | C12                 | C^6 | E6                  | E^1 |
| 16         | 0           | B13                 | B^13 | C10                 | C^5 | E10                 | E^2 |
| 17         | 0           | B12                 | B^12 | C8                  | C^4 | E12                 | E^3 |
| 18         | 0           | GND (Bank 0)        | -    | GND (Bank 0)        | -   | GND (Bank 0)        | -   |
| 19         | 0           | B11                 | B^11 | C6                  | C^3 | F2                  | F^0 |
| 20         | 0           | B10                 | B^10 | C5                  | C^2 | F6                  | F^1 |
| 21         | 0           | B9                  | B^9  | C4                  | C^1 | F10                 | F^2 |
| 22         | 0           | B8                  | B^8  | C2                  | C^0 | F12                 | F^3 |
| 23*        | 0           | I                   | -    | I                   | -   | I                   | -   |
| 24         | -           | TCK                 | -    | TCK                 | -   | TCK                 | -   |
| 25         | -           | VCC                 | -    | VCC                 | -   | VCC                 | -   |
| 26         | -           | GND                 | -    | GND                 | -   | GND                 | -   |
| 27*        | 0           | I                   | -    | I                   | -   | I                   | -   |
| 28         | 0           | B7                  | B^7  | D13                 | D^7 | G12                 | G^3 |
| 29         | 0           | B6                  | B^6  | D12                 | D^6 | G10                 | G^2 |
| 30         | 0           | B5                  | B^5  | D10                 | D^5 | G6                  | G^1 |
| 31         | 0           | B4                  | B^4  | D8                  | D^4 | G2                  | G^0 |
| 32         | 0           | GND (Bank 0)        | -    | GND (Bank 0)        | -   | GND (Bank 0)        | -   |
| 33         | 0           | VCCO (Bank 0)       | -    | VCCO (Bank 0)       | -   | VCCO (Bank 0)       | -   |
| 34         | 0           | B3                  | B^3  | D6                  | D^3 | H12                 | H^3 |
| 35         | 0           | B2                  | B^2  | D4                  | D^2 | H10                 | H^2 |
| 36         | 0           | B1                  | B^1  | D2                  | D^1 | H6                  | H^1 |
| 37         | 0           | B0                  | B^0  | D0                  | D^0 | H2                  | H^0 |
| 38         | 0           | CLK1/I              | -    | CLK1/I              | -   | CLK1/I              | -   |
| 39         | 1           | CLK2/I              | -    | CLK2/I              | -   | CLK2/I              | -   |
| 40         | -           | VCC                 | -    | VCC                 | -   | VCC                 | -   |
| 41         | 1           | C0                  | C^0  | E0                  | E^0 | I2                  | I^0 |

**ispMACH 4128V/B/C Logic Signal Connections: 128-Pin TQFP (Cont.)**

| Pin Number | Bank Number | ispMACH 4128V/B/C |      |
|------------|-------------|-------------------|------|
|            |             | GLB/MC/Pad        | ORP  |
| 19         | 0           | C13               | C^10 |
| 20         | 0           | C12               | C^9  |
| 21         | 0           | C10               | C^8  |
| 22         | 0           | C9                | C^7  |
| 23         | 0           | C8                | C^6  |
| 24         | 0           | GND (Bank 0)      | -    |
| 25         | 0           | C6                | C^5  |
| 26         | 0           | C5                | C^4  |
| 27         | 0           | C4                | C^3  |
| 28         | 0           | C2                | C^2  |
| 29         | 0           | C0                | C^0  |
| 30         | 0           | VCCO (Bank 0)     | -    |
| 31         | 0           | TCK               | -    |
| 32         | 0           | VCC               | -    |
| 33         | 0           | GND               | -    |
| 34         | 0           | D14               | D^11 |
| 35         | 0           | D13               | D^10 |
| 36         | 0           | D12               | D^9  |
| 37         | 0           | D10               | D^8  |
| 38         | 0           | D9                | D^7  |
| 39         | 0           | D8                | D^6  |
| 40         | 0           | GND (Bank 0)      | -    |
| 41         | 0           | VCCO (Bank 0)     | -    |
| 42         | 0           | D6                | D^5  |
| 43         | 0           | D5                | D^4  |
| 44         | 0           | D4                | D^3  |
| 45         | 0           | D2                | D^2  |
| 46         | 0           | D1                | D^1  |
| 47         | 0           | D0                | D^0  |
| 48         | 0           | CLK1/I            | -    |
| 49         | 1           | GND (Bank 1)      | -    |
| 50         | 1           | CLK2/I            | -    |
| 51         | 1           | VCC               | -    |
| 52         | 1           | E0                | E^0  |
| 53         | 1           | E1                | E^1  |
| 54         | 1           | E2                | E^2  |
| 55         | 1           | E4                | E^3  |
| 56         | 1           | E5                | E^4  |
| 57         | 1           | E6                | E^5  |
| 58         | 1           | VCCO (Bank 1)     | -    |
| 59         | 1           | GND (Bank 1)      | -    |
| 60         | 1           | E8                | E^6  |
| 61         | 1           | E9                | E^7  |

**ispMACH 4128V and 4256V Logic Signal Connections: 144-Pin TQFP**

| Pin Number | Bank Number | ispMACH 4128V             |      | ispMACH 4256V   |     |
|------------|-------------|---------------------------|------|-----------------|-----|
|            |             | GLB/MC/Pad                | ORP  | GLB/MC/Pad      | ORP |
| 1          | -           | GND                       | -    | GND             | -   |
| 2          | -           | TDI                       | -    | TDI             | -   |
| 3          | 0           | VCCO (Bank 0)             | -    | VCCO (Bank 0)   | -   |
| 4          | 0           | B0                        | B^0  | C12             | C^6 |
| 5          | 0           | B1                        | B^1  | C10             | C^5 |
| 6          | 0           | B2                        | B^2  | C8              | C^4 |
| 7          | 0           | B4                        | B^3  | C6              | C^3 |
| 8          | 0           | B5                        | B^4  | C4              | C^2 |
| 9          | 0           | B6                        | B^5  | C2              | C^1 |
| 10         | 0           | GND (Bank 0)              | -    | GND (Bank 0)    | -   |
| 11         | 0           | B8                        | B^6  | D14             | D^7 |
| 12         | 0           | B9                        | B^7  | D12             | D^6 |
| 13         | 0           | B10                       | B^8  | D10             | D^5 |
| 14         | 0           | B12                       | B^9  | D8              | D^4 |
| 15         | 0           | B13                       | B^10 | D6              | D^3 |
| 16         | 0           | B14                       | B^11 | D4              | D^2 |
| 17         | -           | NC <sup>2</sup>           | -    | I <sup>2</sup>  | -   |
| 18         | 0           | GND (Bank 0) <sup>1</sup> | -    | NC <sup>1</sup> | -   |
| 19         | 0           | VCCO (Bank 0)             | -    | VCCO (Bank 0)   | -   |
| 20         | 0           | NC <sup>2</sup>           | -    | I <sup>2</sup>  | -   |
| 21         | 0           | C14                       | C^11 | E2              | E^1 |
| 22         | 0           | C13                       | C^10 | E4              | E^2 |
| 23         | 0           | C12                       | C^9  | E6              | E^3 |
| 24         | 0           | C10                       | C^8  | E8              | E^4 |
| 25         | 0           | C9                        | C^7  | E10             | E^5 |
| 26         | 0           | C8                        | C^6  | E12             | E^6 |
| 27         | 0           | GND (Bank 0)              | -    | GND (Bank 0)    | -   |
| 28         | 0           | C6                        | C^5  | F2              | F^1 |
| 29         | 0           | C5                        | C^4  | F4              | F^2 |
| 30         | 0           | C4                        | C^3  | F6              | F^3 |
| 31         | 0           | C2                        | C^2  | F8              | F^4 |
| 32         | 0           | C1                        | C^1  | F10             | F^5 |
| 33         | 0           | C0                        | C^0  | F12             | F^6 |
| 34         | 0           | VCCO (Bank 0)             | -    | VCCO (Bank 0)   | -   |
| 35         | -           | TCK                       | -    | TCK             | -   |
| 36         | -           | VCC                       | -    | VCC             | -   |
| 37         | -           | GND                       | -    | GND             | -   |
| 38         | 0           | NC <sup>2</sup>           | -    | I <sup>2</sup>  | -   |
| 39         | 0           | D14                       | D^11 | G12             | G^6 |
| 40         | 0           | D13                       | D^10 | G10             | G^5 |
| 41         | 0           | D12                       | D^9  | G8              | G^4 |
| 42         | 0           | D10                       | D^8  | G6              | G^3 |


**ispMACH 4128V and 4256V Logic Signal Connections: 144-Pin TQFP (Cont.)**

| Pin Number | Bank Number | ispMACH 4128V   |      | ispMACH 4256V  |     |
|------------|-------------|-----------------|------|----------------|-----|
|            |             | GLB/MC/Pad      | ORP  | GLB/MC/Pad     | ORP |
| 43         | 0           | D9              | D^7  | G4             | G^2 |
| 44         | 0           | D8              | D^6  | G2             | G^1 |
| 45         | 0           | NC <sup>2</sup> | -    | I <sup>2</sup> | -   |
| 46         | 0           | GND (Bank 0)    | -    | GND (Bank 0)   | -   |
| 47         | 0           | VCCO (Bank 0)   | -    | VCCO (Bank 0)  | -   |
| 48         | 0           | D6              | D^5  | H12            | H^6 |
| 49         | 0           | D5              | D^4  | H10            | H^5 |
| 50         | 0           | D4              | D^3  | H8             | H^4 |
| 51         | 0           | D2              | D^2  | H6             | H^3 |
| 52         | 0           | D1              | D^1  | H4             | H^2 |
| 53         | 0           | D0              | D^0  | H2             | H^1 |
| 54         | 0           | CLK1/I          | -    | CLK1/I         | -   |
| 55         | 1           | GND (Bank 1)    | -    | GND (Bank 1)   | -   |
| 56         | 1           | CLK2/I          | -    | CLK2/I         | -   |
| 57         | -           | VCC             | -    | VCC            | -   |
| 58         | 1           | E0              | E^0  | I2             | I^1 |
| 59         | 1           | E1              | E^1  | I4             | I^2 |
| 60         | 1           | E2              | E^2  | I6             | I^3 |
| 61         | 1           | E4              | E^3  | I8             | I^4 |
| 62         | 1           | E5              | E^4  | I10            | I^5 |
| 63         | 1           | E6              | E^5  | I12            | I^6 |
| 64         | 1           | VCCO (Bank 1)   | -    | VCCO (Bank 1)  | -   |
| 65         | 1           | GND (Bank 1)    | -    | GND (Bank 1)   | -   |
| 66         | 1           | E8              | E^6  | J2             | J^1 |
| 67         | 1           | E9              | E^7  | J4             | J^2 |
| 68         | 1           | E10             | E^8  | J6             | J^3 |
| 69         | 1           | E12             | E^9  | J8             | J^4 |
| 70         | 1           | E13             | E^10 | J10            | J^5 |
| 71         | 1           | E14             | E^11 | J12            | J^6 |
| 72         | 1           | NC <sup>2</sup> | -    | I <sup>2</sup> | -   |
| 73         | -           | GND             | -    | GND            | -   |
| 74         | -           | TMS             | -    | TMS            | -   |
| 75         | 1           | VCCO (Bank 1)   | -    | VCCO (Bank 1)  | -   |
| 76         | 1           | F0              | F^0  | K12            | K^6 |
| 77         | 1           | F1              | F^1  | K10            | K^5 |
| 78         | 1           | F2              | F^2  | K8             | K^4 |
| 79         | 1           | F4              | F^3  | K6             | K^3 |
| 80         | 1           | F5              | F^4  | K4             | K^2 |
| 81         | 1           | F6              | F^5  | K2             | K^1 |
| 82         | 1           | GND (Bank 1)    | -    | GND (Bank 1)   | -   |
| 83         | 1           | F8              | F^6  | L14            | L^7 |
| 84         | 1           | F9              | F^7  | L12            | L^6 |
| 85         | 1           | F10             | F^8  | L10            | L^5 |

**ispMACH 4256V/B/C, 4384V/B/C, 4512V/B/C Logic Signal Connections:  
256-Ball ftBGA/fpBGA (Cont.)**

| Ball Number | I/O Bank | ispMACH 4256V/B/C<br>128-I/O |     | ispMACH 4256V/B/C<br>160-I/O |     | ispMACH 4384V/B/C |     | ispMACH 4512V/B/C |     |
|-------------|----------|------------------------------|-----|------------------------------|-----|-------------------|-----|-------------------|-----|
|             |          | GLB/MC/Pad                   | ORP | GLB/MC/Pad                   | ORP | GLB/MC/Pad        | ORP | GLB/MC/Pad        | ORP |
| J6          | 0        | E14                          | E^7 | E10                          | E^7 | H14               | H^7 | J14               | J^7 |
| K3          | 0        | NC                           | -   | E12                          | E^8 | G0                | G^0 | I0                | I^0 |
| K4          | 0        | NC                           | -   | E14                          | E^9 | G2                | G^1 | I4                | I^1 |
| L1          | 0        | NC                           | -   | NC                           | -   | I14               | I^7 | K0                | K^0 |
| L2          | 0        | NC                           | -   | NC                           | -   | I12               | I^6 | K2                | K^1 |
| M1          | 0        | NC                           | -   | NC                           | -   | NC                | -   | K4                | K^2 |
| -           | 0        | GND (Bank 0)                 | -   | GND (Bank 0)                 | -   | GND (Bank 0)      | -   | GND (Bank 0)      | -   |
| -           | 0        | -                            | -   | VCCO (Bank 0)                | -   | VCCO (Bank 0)     | -   | VCCO (Bank 0)     | -   |
| M2          | 0        | NC                           | -   | NC                           | -   | NC                | -   | K6                | K^3 |
| N1          | 0        | NC                           | -   | NC                           | -   | I10               | I^5 | K8                | K^4 |
| M3          | 0        | NC                           | -   | NC                           | -   | I8                | I^4 | K10               | K^5 |
| M4          | 0        | NC                           | -   | F0                           | F^0 | G4                | G^2 | I8                | I^2 |
| N2          | 0        | NC                           | -   | F1                           | F^1 | G6                | G^3 | I12               | I^3 |
| K5          | 0        | F0                           | F^0 | F2                           | F^2 | J0                | J^0 | N0                | N^0 |
| P1          | 0        | F2                           | F^1 | F4                           | F^3 | J2                | J^1 | N2                | N^1 |
| K6          | 0        | F4                           | F^2 | F6                           | F^4 | J4                | J^2 | N4                | N^2 |
| N3          | 0        | F6                           | F^3 | F8                           | F^5 | J6                | J^3 | N6                | N^3 |
| L5          | 0        | F8                           | F^4 | F9                           | F^6 | J8                | J^4 | N8                | N^4 |
| P2          | 0        | F10                          | F^5 | F10                          | F^7 | J10               | J^5 | N10               | N^5 |
| L6          | 0        | F12                          | F^6 | F12                          | F^8 | J12               | J^6 | N12               | N^6 |
| R1          | 0        | F14                          | F^7 | F14                          | F^9 | J14               | J^7 | N14               | N^7 |
| -           | 0        | VCCO (Bank 0)                | -   | VCCO (Bank 0)                | -   | VCCO (Bank 0)     | -   | VCCO (Bank 0)     | -   |
| P3          | -        | TCK                          | -   | TCK                          | -   | TCK               | -   | TCK               | -   |
| -           | -        | VCC                          | -   | VCC                          | -   | VCC               | -   | VCC               | -   |
| -           | -        | GND                          | -   | GND                          | -   | GND               | -   | GND               | -   |
| -           | 0        | -                            | -   | GND (Bank 0)                 | -   | GND (Bank 0)      | -   | GND (Bank 0)      | -   |
| T2          | 0        | NC                           | -   | G14                          | G^9 | I6                | I^3 | K12               | K^6 |
| M5          | 0        | NC                           | -   | G12                          | G^8 | I4                | I^2 | K14               | K^7 |
| N4          | 0        | G14                          | G^7 | G10                          | G^7 | K14               | K^7 | O14               | O^7 |
| T3          | 0        | G12                          | G^6 | G9                           | G^6 | K12               | K^6 | O12               | O^6 |
| R3          | 0        | G10                          | G^5 | G8                           | G^5 | K10               | K^5 | O10               | O^5 |
| M6          | 0        | G8                           | G^4 | G6                           | G^4 | K8                | K^4 | O8                | O^4 |
| P4          | 0        | G6                           | G^3 | G4                           | G^3 | K6                | K^3 | O6                | O^3 |
| L7          | 0        | G4                           | G^2 | G2                           | G^2 | K4                | K^2 | O4                | O^2 |
| N5          | 0        | G2                           | G^1 | G1                           | G^1 | K2                | K^1 | O2                | O^1 |
| M7          | 0        | G0                           | G^0 | G0                           | G^0 | K0                | K^0 | O0                | O^0 |
| P5          | 0        | NC                           | -   | NC                           | -   | G8                | G^4 | M0                | M^0 |
| R4          | 0        | NC                           | -   | NC                           | -   | G10               | G^5 | M4                | M^1 |
| T4          | 0        | NC                           | -   | NC                           | -   | NC                | -   | L0                | L^0 |
| -           | 0        | GND (Bank 0)                 | -   | GND (Bank 0)                 | -   | GND (Bank 0)      | -   | GND (Bank 0)      | -   |
| -           | 0        | VCCO (Bank 0)                | -   | VCCO (Bank 0)                | -   | VCCO (Bank 0)     | -   | VCCO (Bank 0)     | -   |

## Part Number Description



1. For automotive AEC-Q100 compliant devices, refer to the LA-ispmACH 4000V/Z Automotive Family Data Sheet (DS1017).

2. Use ftBGA package. fpBGA package devices have been discontinued via PCN#14A-07.

## ispMACH 4000 Family Speed Grade Offering

|                   | -25 | -27 | -3  | -35 | -37 | -42 | -45 | -5  |     | -75 |     |     | -10 |
|-------------------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
|                   | Com | Ind | Com | Ind | Ext | Ind |
| ispMACH 4032V/B/C |     |     |     |     |     |     |     |     |     |     |     |     | 1   |
| ispMACH 4064V/B/C |     |     |     |     |     |     |     |     |     |     |     |     | 1   |
| ispMACH 4128V/B/C |     |     |     |     |     |     |     |     |     |     |     |     | 1   |
| ispMACH 4256V/B/C |     |     |     |     |     |     |     |     |     |     |     |     |     |
| ispMACH 4384V/B/C |     |     |     |     |     |     |     |     |     |     |     |     |     |
| ispMACH 4512V/B/C |     |     |     |     |     |     |     |     |     |     |     |     |     |
| ispMACH 4032ZC    |     |     |     |     |     |     |     |     |     |     |     |     | 1   |
| ispMACH 4064ZC    |     |     |     |     |     |     |     |     |     |     |     |     | 1   |
| ispMACH 4128ZC    |     |     |     |     |     |     |     |     |     |     |     |     | 1   |
| ispMACH 4256ZC    |     |     |     |     |     |     |     |     |     |     |     |     |     |

1. 3.3V only.

## ispMACH 4000V (3.3V) Commercial Devices (Cont.)

| Device  | Part Number                   | Macrocells | Voltage | t <sub>PD</sub> | Package | Pin/Ball Count | I/O | Grade |
|---------|-------------------------------|------------|---------|-----------------|---------|----------------|-----|-------|
| LC4128V | LC4128V-27T144C               | 128        | 3.3     | 2.7             | TQFP    | 144            | 96  | C     |
|         | LC4128V-5T144C                | 128        | 3.3     | 5               | TQFP    | 144            | 96  | C     |
|         | LC4128V-75T144C               | 128        | 3.3     | 7.5             | TQFP    | 144            | 96  | C     |
|         | LC4128V-27T128C               | 128        | 3.3     | 2.7             | TQFP    | 128            | 92  | C     |
|         | LC4128V-5T128C                | 128        | 3.3     | 5               | TQFP    | 128            | 92  | C     |
|         | LC4128V-75T128C               | 128        | 3.3     | 7.5             | TQFP    | 128            | 92  | C     |
|         | LC4128V-27T100C               | 128        | 3.3     | 2.7             | TQFP    | 100            | 64  | C     |
|         | LC4128V-5T100C                | 128        | 3.3     | 5               | TQFP    | 100            | 64  | C     |
|         | LC4128V-75T100C               | 128        | 3.3     | 7.5             | TQFP    | 100            | 64  | C     |
|         | LC4256V-3FT256AC              | 256        | 3.3     | 3               | ftBGA   | 256            | 128 | C     |
| LC4256V | LC4256V-5FT256AC              | 256        | 3.3     | 5               | ftBGA   | 256            | 128 | C     |
|         | LC4256V-75FT256AC             | 256        | 3.3     | 7.5             | ftBGA   | 256            | 128 | C     |
|         | LC4256V-3FT256BC              | 256        | 3.3     | 3               | ftBGA   | 256            | 160 | C     |
|         | LC4256V-5FT256BC              | 256        | 3.3     | 5               | ftBGA   | 256            | 160 | C     |
|         | LC4256V-75FT256BC             | 256        | 3.3     | 7.5             | ftBGA   | 256            | 160 | C     |
|         | LC4256V-3F256AC <sup>1</sup>  | 256        | 3.3     | 3               | fpBGA   | 256            | 128 | C     |
|         | LC4256V-5F256AC <sup>1</sup>  | 256        | 3.3     | 5               | fpBGA   | 256            | 128 | C     |
|         | LC4256V-75F256AC <sup>1</sup> | 256        | 3.3     | 7.5             | fpBGA   | 256            | 128 | C     |
|         | LC4256V-3F256BC <sup>1</sup>  | 256        | 3.3     | 3               | fpBGA   | 256            | 160 | C     |
|         | LC4256V-5F256BC <sup>1</sup>  | 256        | 3.3     | 5               | fpBGA   | 256            | 160 | C     |
|         | LC4256V-75F256BC <sup>1</sup> | 256        | 3.3     | 7.5             | fpBGA   | 256            | 160 | C     |
|         | LC4256V-3T176C                | 256        | 3.3     | 3               | TQFP    | 176            | 128 | C     |
|         | LC4256V-5T176C                | 256        | 3.3     | 5               | TQFP    | 176            | 128 | C     |
|         | LC4256V-75T176C               | 256        | 3.3     | 7.5             | TQFP    | 176            | 128 | C     |
|         | LC4256V-3T144C                | 256        | 3.3     | 3               | TQFP    | 144            | 96  | C     |
|         | LC4256V-5T144C                | 256        | 3.3     | 5               | TQFP    | 144            | 96  | C     |
|         | LC4256V-75T144C               | 256        | 3.3     | 7.5             | TQFP    | 144            | 96  | C     |
|         | LC4256V-3T100C                | 256        | 3.3     | 3               | TQFP    | 100            | 64  | C     |
|         | LC4256V-5T100C                | 256        | 3.3     | 5               | TQFP    | 100            | 64  | C     |
|         | LC4256V-75T100C               | 256        | 3.3     | 7.5             | TQFP    | 100            | 64  | C     |
| LC4384V | LC4384V-35FT256C              | 384        | 3.3     | 3.5             | ftBGA   | 256            | 192 | C     |
|         | LC4384V-5FT256C               | 384        | 3.3     | 5               | ftBGA   | 256            | 192 | C     |
|         | LC4384V-75FT256C              | 384        | 3.3     | 7.5             | ftBGA   | 256            | 192 | C     |
|         | LC4384V-35F256C <sup>1</sup>  | 384        | 3.3     | 3.5             | fpBGA   | 256            | 192 | C     |
|         | LC4384V-5F256C <sup>1</sup>   | 384        | 3.3     | 5               | fpBGA   | 256            | 192 | C     |
|         | LC4384V-75F256C <sup>1</sup>  | 384        | 3.3     | 7.5             | fpBGA   | 256            | 192 | C     |
|         | LC4384V-35T176C               | 384        | 3.3     | 3.5             | TQFP    | 176            | 128 | C     |
|         | LC4384V-5T176C                | 384        | 3.3     | 5               | TQFP    | 176            | 128 | C     |
|         | LC4384V-75T176C               | 384        | 3.3     | 7.5             | TQFP    | 176            | 128 | C     |

**Lead-Free Packaging****ispMACH 4000Z (Zero Power, 1.8V) Lead-Free Commercial Devices**

| <b>Device</b> | <b>Part Number</b> | <b>Macrocells</b> | <b>Voltage</b> | <b>t<sub>PD</sub></b> | <b>Package</b>  | <b>Pin/Ball Count</b> | <b>I/O</b> | <b>Grade</b> |
|---------------|--------------------|-------------------|----------------|-----------------------|-----------------|-----------------------|------------|--------------|
| LC4032ZC      | LC4032ZC-35MN56C   | 32                | 1.8            | 3.5                   | Lead-free csBGA | 56                    | 32         | C            |
|               | LC4032ZC-5MN56C    | 32                | 1.8            | 5                     | Lead-free csBGA | 56                    | 32         | C            |
|               | LC4032ZC-75MN56C   | 32                | 1.8            | 7.5                   | Lead-free csBGA | 56                    | 32         | C            |
|               | LC4032ZC-35TN48C   | 32                | 1.8            | 3.5                   | Lead-free TQFP  | 48                    | 32         | C            |
|               | LC4032ZC-5TN48C    | 32                | 1.8            | 5                     | Lead-free TQFP  | 48                    | 32         | C            |
|               | LC4032ZC-75TN48C   | 32                | 1.8            | 7.5                   | Lead-free TQFP  | 48                    | 32         | C            |
| LC4064ZC      | LC4064ZC-37MN132C  | 64                | 1.8            | 3.7                   | Lead-free csBGA | 132                   | 64         | C            |
|               | LC4064ZC-5MN132C   | 64                | 1.8            | 5                     | Lead-free csBGA | 132                   | 64         | C            |
|               | LC4064ZC-75MN132C  | 64                | 1.8            | 7.5                   | Lead-free csBGA | 132                   | 64         | C            |
|               | LC4064ZC-37TN100C  | 64                | 1.8            | 3.7                   | Lead-free TQFP  | 100                   | 64         | C            |
|               | LC4064ZC-5TN100C   | 64                | 1.8            | 5                     | Lead-free TQFP  | 100                   | 64         | C            |
|               | LC4064ZC-75TN100C  | 64                | 1.8            | 7.5                   | Lead-free TQFP  | 100                   | 64         | C            |
|               | LC4064ZC-37MN56C   | 64                | 1.8            | 3.7                   | Lead-free csBGA | 56                    | 32         | C            |
|               | LC4064ZC-5MN56C    | 64                | 1.8            | 5                     | Lead-free csBGA | 56                    | 32         | C            |
|               | LC4064ZC-75MN56C   | 64                | 1.8            | 7.5                   | Lead-free csBGA | 56                    | 32         | C            |
|               | LC4064ZC-37TN48C   | 64                | 1.8            | 3.7                   | Lead-free TQFP  | 48                    | 32         | C            |
|               | LC4064ZC-5TN48C    | 64                | 1.8            | 5                     | Lead-free TQFP  | 48                    | 32         | C            |
|               | LC4064ZC-75TN48C   | 64                | 1.8            | 7.5                   | Lead-free TQFP  | 48                    | 32         | C            |
| LC4128ZC      | LC4128ZC-42MN132C  | 128               | 1.8            | 4.2                   | Lead-free csBGA | 132                   | 96         | C            |
|               | LC4128ZC-75MN132C  | 128               | 1.8            | 7.5                   | Lead-free csBGA | 132                   | 96         | C            |
|               | LC4128ZC-42TN100C  | 128               | 1.8            | 4.2                   | Lead-free TQFP  | 100                   | 64         | C            |
|               | LC4128ZC-75TN100C  | 128               | 1.8            | 7.5                   | Lead-free TQFP  | 100                   | 64         | C            |
| LC4256ZC      | LC4256ZC-45TN176C  | 256               | 1.8            | 4.5                   | Lead-free TQFP  | 176                   | 128        | C            |
|               | LC4256ZC-75TN176C  | 256               | 1.8            | 7.5                   | Lead-free TQFP  | 176                   | 128        | C            |
|               | LC4256ZC-45MN132C  | 256               | 1.8            | 4.5                   | Lead-free csBGA | 132                   | 96         | C            |
|               | LC4256ZC-75MN132C  | 256               | 1.8            | 7.5                   | Lead-free csBGA | 132                   | 96         | C            |
|               | LC4256ZC-45TN100C  | 256               | 1.8            | 4.5                   | Lead-free TQFP  | 100                   | 64         | C            |
|               | LC4256ZC-75TN100C  | 256               | 1.8            | 7.5                   | Lead-free TQFP  | 100                   | 64         | C            |

**ispMACH 4000Z (Zero Power, 1.8V) Lead-Free Industrial Devices**

| <b>Device</b> | <b>Part Number</b> | <b>Macrocells</b> | <b>Voltage</b> | <b>t<sub>PD</sub></b> | <b>Package</b>  | <b>Pin/Ball Count</b> | <b>I/O</b> | <b>Grade</b> |
|---------------|--------------------|-------------------|----------------|-----------------------|-----------------|-----------------------|------------|--------------|
| LC4032ZC      | LC4032ZC-5MN56I    | 32                | 1.8            | 5                     | Lead-free csBGA | 56                    | 32         | I            |
|               | LC4032ZC-75MN56I   | 32                | 1.8            | 7.5                   | Lead-free csBGA | 56                    | 32         | I            |
|               | LC4032ZC-5TN48I    | 32                | 1.8            | 5                     | Lead-free TQFP  | 48                    | 32         | I            |
|               | LC4032ZC-75TN48I   | 32                | 1.8            | 7.5                   | Lead-free TQFP  | 48                    | 32         | I            |