

Welcome to **E-XFL.COM**

Understanding Embedded - CPLDs (Complex Programmable Logic Devices)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixedfunction ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.


Applications of Embedded - CPLDs

Details	
Product Status	Obsolete
Programmable Type	In System Programmable
Delay Time tpd(1) Max	5 ns
Voltage Supply - Internal	3V ~ 3.6V
Number of Logic Elements/Blocks	4
Number of Macrocells	64
Number of Gates	-
Number of I/O	30
Operating Temperature	0°C ~ 90°C (TJ)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lc4064v-5t44c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Figure 2. Generic Logic Block



AND Array

The programmable AND Array consists of 36 inputs and 83 output product terms. The 36 inputs from the GRP are used to form 72 lines in the AND Array (true and complement of the inputs). Each line in the array can be connected to any of the 83 output product terms via a wired-AND. Each of the 80 logic product terms feed the logic allocator with the remaining three control product terms feeding the Shared PT Clock, Shared PT Initialization and Shared PT OE. The Shared PT Clock and Shared PT Initialization signals can optionally be inverted before being fed to the macrocells.

Every set of five product terms from the 80 logic product terms forms a product term cluster starting with PT0. There is one product term cluster for every macrocell in the GLB. Figure 3 is a graphical representation of the AND Array.

Table 5. Product Term Expansion Capability


Expansion Chains	Macrocells Associated with Expansion Chain (with Wrap Around)	Max PT/ Macrocell
Chain-0	M0 M4 M8 M12 M0	75
Chain-1	M1 M5 M9 M13 M1	80
Chain-2	M2 M6 M10 M14 M2	75
Chain-3	M3 M7 M11 M15 M3	70

Every time the super cluster allocator is used, there is an incremental delay of t_{EXP}. When the super cluster allocator is used, all destinations other than the one being steered to, are given the value of ground (i.e., if the super cluster is steered to M (n+4), then M (n) is ground).

Macrocell

The 16 macrocells in the GLB are driven by the 16 outputs from the logic allocator. Each macrocell contains a programmable XOR gate, a programmable register/latch, along with routing for the logic and control functions. Figure 5 shows a graphical representation of the macrocell. The macrocells feed the ORP and GRP. A direct input from the I/O cell allows designers to use the macrocell to construct high-speed input registers. A programmable delay in this path allows designers to choose between the fastest possible set-up time and zero hold time.

Figure 5. Macrocell



Enhanced Clock Multiplexer

The clock input to the flip-flop can select any of the four block clocks along with the shared PT clock, and true and complement forms of the optional individual term clock. An 8:1 multiplexer structure is used to select the clock. The eight sources for the clock multiplexer are as follows:

- Block CLK0
- Block CLK1


Output Routing Pool (ORP)

The Output Routing Pool allows macrocell outputs to be connected to any of several I/O cells within an I/O block. This provides greater flexibility in determining the pinout and allows design changes to occur without affecting the pinout. The output routing pool also provides a parallel capability for routing macrocell-level OE product terms. This allows the OE product term to follow the macrocell output as it is switched between I/O cells. Additionally, the output routing pool allows the macrocell output or true and complement forms of the 5-PT bypass signal to bypass the output routing multiplexers and feed the I/O cell directly. The enhanced ORP of the ispMACH 4000 family consists of the following elements:

- · Output Routing Multiplexers
- OE Routing Multiplexers
- Output Routing Pool Bypass Multiplexers

Figure 7 shows the structure of the ORP from the I/O cell perspective. This is referred to as an ORP slice. Each ORP has as many ORP slices as there are I/O cells in the corresponding I/O block.

Figure 7. ORP Slice



Output Routing Multiplexers

The details of connections between the macrocells and the I/O cells vary across devices and within a device dependent on the maximum number of I/Os available. Tables 5-9 provide the connection details.

Table 6. ORP Combinations for I/O Blocks with 8 I/Os

I/O Cell	Available Macrocells
I/O 0	M0, M1, M2, M3, M4, M5, M6, M7
I/O 1	M2, M3, M4, M5, M6, M7, M8, M9
I/O 2	M4, M5, M6, M7, M8, M9, M10, M11
I/O 3	M6, M7, M8, M9, M10, M11, M12, M13
I/O 4	M8, M9, M10, M11, M12, M13, M14, M15
I/O 5	M10, M11, M12, M13, M14, M15, M0, M1
I/O 6	M12, M13, M14, M15, M0, M1, M2, M3
I/O 7	M14, M15, M0, M1, M2, M3, M4, M5

Table 10. ORP Combinations for I/O Blocks with 12 I/Os

I/O Cell	Available Macrocells
I/O 0	M0, M1, M2, M3, M4, M5, M6, M7
I/O 1	M1, M2, M3, M4, M5, M6, M7, M8
I/O 2	M2, M3, M4, M5, M6, M7, M8, M9
I/O 3	M4, M5, M6, M7, M8, M9, M10, M11
I/O 4	M5, M6, M7, M8, M9, M10, M11, M12
I/O 5	M6, M7, M8, M9, M10, M11, M12, M13
I/O 6	M8, M9, M10, M11, M12, M13, M14, M15
I/O 7	M9, M10, M11, M12, M13, M14, M15, M0
I/O 8	M10, M11, M12, M13, M14, M15, M0, M1
I/O 9	M12, M13, M14, M15, M0, M1, M2, M3
I/O 10	M13, M14, M15, M0, M1, M2, M3, M4
I/O 11	M14, M15, M0, M1, M2, M3, M4, M5

ORP Bypass and Fast Output Multiplexers

The ORP bypass and fast-path output multiplexer is a 4:1 multiplexer and allows the 5-PT fast path to bypass the ORP and be connected directly to the pin with either the regular output or the inverted output. This multiplexer also allows the register output to bypass the ORP to achieve faster t_{CO}.


Output Enable Routing Multiplexers

The OE Routing Pool provides the corresponding local output enable (OE) product term to the I/O cell.

I/O Cell


The I/O cell contains the following programmable elements: output buffer, input buffer, OE multiplexer and bus maintenance circuitry. Figure 8 details the I/O cell.

Figure 8. I/O Cell



Each output supports a variety of output standards dependent on the V_{CCO} supplied to its I/O bank. Outputs can also be configured for open drain operation. Each input can be programmed to support a variety of standards, independent of the V_{CCO} supplied to its I/O bank. The I/O standards supported are:

Figure 10. Global OE Generation for ispMACH 4032



Zero Power/Low Power and Power Management

The ispMACH 4000 family is designed with high speed low power design techniques to offer both high speed and low power. With an advanced E² low power cell and non sense-amplifier design approach (full CMOS logic approach), the ispMACH 4000 family offers SuperFAST pin-to-pin speeds, while simultaneously delivering low standby power without needing any "turbo bits" or other power management schemes associated with a traditional sense-amplifier approach.

The zero power ispMACH 4000Z is based on the 1.8V ispMACH 4000C family. With innovative circuit design changes, the ispMACH 4000Z family is able to achieve the industry's "lowest static power".

IEEE 1149.1-Compliant Boundary Scan Testability

All ispMACH 4000 devices have boundary scan cells and are compliant to the IEEE 1149.1 standard. This allows functional testing of the circuit board on which the device is mounted through a serial scan path that can access all critical logic notes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test node data to be captured and shifted out for verification. In addition, these devices can be linked into a board-level serial scan path for more board-level testing. The test access port operates with an LVCMOS interface that corresponds to the power supply voltage.

I/O Quick Configuration

To facilitate the most efficient board test, the physical nature of the I/O cells must be set before running any continuity tests. As these tests are fast, by nature, the overhead and time that is required for configuration of the I/Os' physical nature should be minimal so that board test time is minimized. The ispMACH 4000 family of devices allows this by offering the user the ability to quickly configure the physical nature of the I/O cells. This quick configuration takes milliseconds to complete, whereas it takes seconds for the entire device to be programmed. Lattice's ispVM[®] System programming software can either perform the quick configuration through the PC parallel port, or can generate the ATE or test vectors necessary for a third-party test system.

IEEE 1532-Compliant In-System Programming

Programming devices in-system provides a number of significant benefits including: rapid prototyping, lower inventory levels, higher quality and the ability to make in-field modifications. All ispMACH 4000 devices provide In-System Programming (ISP™) capability through the Boundary Scan Test Access Port. This capability has been implemented in a manner that ensures that the port remains complaint to the IEEE 1149.1 standard. By using IEEE 1149.1 as the communication interface through which ISP is achieved, users get the benefit of a standard, well-defined interface. All ispMACH 4000 devices are also compliant with the IEEE 1532 standard.

The ispMACH 4000 devices can be programmed across the commercial temperature and voltage range. The PC-based Lattice software facilitates in-system programming of ispMACH 4000 devices. The software takes the JEDEC file output produced by the design implementation software, along with information about the scan chain, and creates a set of vectors used to drive the scan chain. The software can use these vectors to drive a scan chain via the parallel port of a PC. Alternatively, the software can output files in formats understood by common automated test equipment. This equipment can then be used to program ispMACH 4000 devices during the testing of a circuit board.

User Electronic Signature

The User Electronic Signature (UES) allows the designer to include identification bits or serial numbers inside the device, stored in E²CMOS memory. The ispMACH 4000 device contains 32 UES bits that can be configured by the user to store unique data such as ID codes, revision numbers or inventory control codes.

Security Bit

A programmable security bit is provided on the ispMACH 4000 devices as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, this bit defeats readback of the programmed pattern by a device programmer, securing proprietary designs from competitors. Programming and verification are also defeated by the security bit. The bit can only be reset by erasing the entire device.

Hot Socketing

The ispMACH 4000 devices are well-suited for applications that require hot socketing capability. Hot socketing a device requires that the device, during power-up and down, can tolerate active signals on the I/Os and inputs without being damaged. Additionally, it requires that the effects of I/O pin loading be minimal on active signals. The isp-MACH 4000 devices provide this capability for input voltages in the range 0V to 3.0V.

Density Migration

The ispMACH 4000 family has been designed to ensure that different density devices in the same package have the same pin-out. Furthermore, the architecture ensures a high success rate when performing design migration from lower density parts to higher density parts. In many cases, it is possible to shift a lower utilization design targeted for a high density device to a lower density device. However, the exact details of the final resource utilization will impact the likely success in each case.

Supply Current, ispMACH 4000V/B/C

Over Recommended Operating Conditions

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
ispMACH 4	032V/B/C	•				
		Vcc = 3.3V	_	11.8	_	mA
ICC ^{1,2,3}	Operating Power Supply Current	Vcc = 2.5V	_	11.8	_	mA
		Vcc = 1.8V	_	1.8	_	mA
		Vcc = 3.3V	_	11.3	_	mA
ICC⁴	Standby Power Supply Current	Vcc = 2.5V	_	11.3	_	mA
		Vcc = 1.8V	_	1.3	_	mA
ispMACH 4	064V/B/C	•	•	•		
		Vcc = 3.3V	_	12	_	mA
ICC ^{1,2,3}	Operating Power Supply Current	Vcc = 2.5V	_	12	_	mA
		Vcc = 1.8V	_	2	_	mA
		Vcc = 3.3V	_	11.5	_	mA
ICC ⁵	Standby Power Supply Current	Vcc = 2.5V	_	11.5	_	mA
		Vcc = 1.8V	_	1.5	_	mA
ispMACH 4	128V/B/C			1	ı	I
		Vcc = 3.3V	_	12		mA
ICC ^{1,2,3}	Operating Power Supply Current	Vcc = 2.5V	_	12	_	mA
		Vcc = 1.8V	_	2	_	mA
		Vcc = 3.3V	_	11.5	_	mA
ICC⁴	Standby Power Supply Current	Vcc = 2.5V	_	11.5	_	mA
		Vcc = 1.8V	_	1.5	_	mA
ispMACH 4	256V/B/C			ı	l	
-		Vcc = 3.3V	_	12.5	_	mA
I _{CC} ^{1,2,3}	Operating Power Supply Current	Vcc = 2.5V	_	12.5	_	mA
		Vcc = 1.8V	_	2.5	_	mA
		Vcc = 3.3V	_	12	_	mA
I _{CC} ⁴	Standby Power Supply Current	Vcc = 2.5V	_	12	_	mA
		Vcc = 1.8V	_	2	_	mA
ispMACH 4	384V/B/C			ı	l	
-		Vcc = 3.3V		13.5	_	mA
I _{CC} ^{1,2,3}	Operating Power Supply Current	Vcc = 2.5V	_	13.5	_	mA
		Vcc = 1.8V	_	3.5	_	mA
		Vcc = 3.3V	_	12.5	_	mA
I _{CC} ⁴	Standby Power Supply Current	Vcc = 2.5V	_	12.5	_	mA
30		Vcc = 1.8V	_	2.5	_	mA
ispMACH 4	512V/B/C			1	<u>I</u>	
•		Vcc = 3.3V	_	14	_	mA
I _{CC} ^{1,2,3}	Operating Power Supply Current	Vcc = 2.5V	_	14	_	mA
		Vcc = 1.8V	_	4	_	mA

I/O DC Electrical Characteristics

Over Recommended Operating Conditions

		V _{IL}	V _{IH}		V _{OL}	V _{OH}	l _{OL} ¹	I _{OH} ¹
Standard	Min (V)	Max (V)	Min (V)	Max (V)	Max (V)	Min (V)	(mA)	(mA)
LVTTL	-0.3	0.80	2.0	5.5	0.40	V _{CCO} - 0.40	8.0	-4.0
LVIIL	-0.5	0.00	2.0	5.5	0.20	V _{CCO} - 0.20	0.1	-0.1
LVCMOS 3.3	-0.3	0.80	2.0	5.5	0.40	V _{CCO} - 0.40	8.0	-4.0
EV OIVIOU 3.3	-0.5	0.00	2.0	5.5	0.20	V _{CCO} - 0.20	0.1	-0.1
LVCMOS 2.5	-0.3	0.70	1.70	3.6	0.40	V _{CCO} - 0.40	8.0	-4.0
EVOIVIOU 2.5	-0.0	0.70	1.70	0.0	0.20	V _{CCO} - 0.20	0.1	-0.1
LVCMOS 1.8	-0.3	0.63	1.17	3.6	0.40	V _{CCO} - 0.45	2.0	-2.0
(4000V/B)	-0.5	0.03	1.17	3.0	0.20	V _{CCO} - 0.20	0.1	-0.1
LVCMOS 1.8	-0.3	0.35 * V _{CC}	0.65 * V _{CC}	3.6	0.40	V _{CCO} - 0.45	2.0	-2.0
(4000C/Z)	-0.5	0.55 V _{CC}	0.03 VCC	3.0	0.20	V _{CCO} - 0.20	0.1	-0.1
PCI 3.3 (4000V/B)	-0.3	1.08	1.5	5.5	0.1 V _{CCO}	0.9 V _{CCO}	1.5	-0.5
PCI 3.3 (4000C/Z)	-0.3	0.3 * 3.3 * (V _{CC} / 1.8)	0.5 * 3.3 * (V _{CC} / 1.8)	5.5	0.1 V _{CCO}	0.9 V _{CCO}	1.5	-0.5

^{1.} The average DC current drawn by I/Os between adjacent bank GND connections, or between the last GND in an I/O bank and the end of the I/O bank, as shown in the logic signals connection table, shall not exceed *n**8mA. Where *n* is the number of I/Os between bank GND connections or between the last GND in a bank and the end of a bank.

Timing v.3.2

ispMACH 4000V/B/C External Switching Characteristics

Over Recommended Operating Conditions

		-2	-25 -27		-3		-35			
Parameter	Description ^{1, 2, 3}	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{PD}	5-PT bypass combinatorial propagation delay	_	2.5	_	2.7	_	3.0	_	3.5	ns
t _{PD_MC}	20-PT combinatorial propagation delay through macrocell	_	3.2	_	3.5	_	3.8	_	4.2	ns
t _S	GLB register setup time before clock	1.8		1.8		2.0		2.0	_	ns
t _{ST}	GLB register setup time before clock with T-type register	2.0	_	2.0	_	2.2	_	2.2	_	ns
t _{SIR}	GLB register setup time before clock, input register path	0.7	_	1.0	_	1.0	_	1.0	_	ns
t _{SIRZ}	GLB register setup time before clock with zero hold	1.7	_	2.0	_	2.0	_	2.0	_	ns
t _H	GLB register hold time after clock	0.0	_	0.0	_	0.0	_	0.0	_	ns
t _{HT}	GLB register hold time after clock with T-type register	0.0	_	0.0	_	0.0	_	0.0	_	ns
t _{HIR}	GLB register hold time after clock, input register path	0.9	_	1.0	_	1.0	_	1.0	_	ns
t _{HIRZ}	GLB register hold time after clock, input register path with zero hold	0.0	_	0.0	_	0.0	_	0.0	_	ns
t _{CO}	GLB register clock-to-output delay		2.2	_	2.7	_	2.7	_	2.7	ns
t _R	External reset pin to output delay	_	3.5	_	4.0	_	4.4	_	4.5	ns
t _{RW}	External reset pulse duration	1.5		1.5	_	1.5		1.5	-	ns
t _{PTOE/DIS}	Input to output local product term output enable/disable	_	4.0	_	4.5	_	5.0	_	5.5	ns
t _{GPTOE/DIS}	Input to output global product term output enable/disable	-	5.0	_	6.5	_	8.0	_	8.0	ns
t _{GOE/DIS}	Global OE input to output enable/disable	_	3.0	_	3.5	_	4.0	_	4.5	ns
t _{CW}	Global clock width, high or low	1.1		1.3	_	1.3	_	1.3	_	ns
t _{GW}	Global gate width low (for low transparent) or high (for high transparent)	1.1	_	1.3	_	1.3	_	1.3	_	ns
t _{WIR}	Input register clock width, high or low	1.1	_	1.3	_	1.3	_	1.3	_	ns
f _{MAX} ⁴	Clock frequency with internal feedback		400		333	_	322	_	322	MHz
f _{MAX} (Ext.)	Clock frequency with external feedback, [1/ (t _S + t _{CO})]	_	250	_	222	_	212	_	212	MHz

^{1.} Timing numbers are based on default LVCMOS 1.8 I/O buffers. Use timing adjusters provided to calculate other standards.

^{2.} Measured using standard switching circuit, assuming GRP loading of 1 and 1 output switching.

^{3.} Pulse widths and clock widths less than minimum will cause unknown behavior.

^{4.} Standard 16-bit counter using GRP feedback.

ispMACH 4000Z Internal Timing Parameters (Cont.)

Over Recommended Operating Conditions

	-45		-45		5	-7	'5	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{PTOE}	Macrocell PT OE Delay	_	2.50	_	2.70	_	2.00	ns

Note: Internal Timing Parameters are not tested and are for reference only. Refer to the timing model in this data sheet for further details.

Timing v.2.2

ispMACH 4000Z Timing Adders (Cont.)¹

Adder	Base		-4	1 5	-	5	-75		
Туре	Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
Optional Delay A	Adders				I.			•	I.
t _{INDIO}	t _{INREG}	Input register delay	_	1.30	_	1.30	_	1.30	ns
t _{EXP}	t _{MCELL}	Product term expander delay	_	0.45	_	0.45	_	0.50	ns
t _{ORP}	_	Output routing pool delay	_	0.40	_	0.40	_	0.40	ns
t _{BLA}	t _{ROUTE}	Additional block load- ing adder	_	0.05	_	0.05	_	0.05	ns
t _{IOI} Input Adjust	ers				I.			•	I.
LVTTL_in	t _{IN} , t _{GCLK_IN} , t _{GOE}	Using LVTTL standard	_	0.60	_	0.60	_	0.60	ns
LVCMOS33_in	t _{IN,} t _{GCLK_IN} , t _{GOE}	Using LVCMOS 3.3 standard	_	0.60	_	0.60	_	0.60	ns
LVCMOS25_in	t _{IN,} t _{GCLK_IN} , t _{GOE}	Using LVCMOS 2.5 standard	_	0.60	_	0.60	_	0.60	ns
LVCMOS18_in	t _{IN,} t _{GCLK_IN} , t _{GOE}	Using LVCMOS 1.8 standard	_	0.00	_	0.00	_	0.00	ns
PCI_in	t _{IN,} t _{GCLK_IN} , t _{GOE}	Using PCI compatible input	_	0.60	_	0.60	_	0.60	ns
t _{IOO} Output Adju	ısters							•	
LVTTL_out	t _{BUF,} t _{EN,} t _{DIS}	Output configured as TTL buffer	_	0.20	_	0.20	_	0.20	ns
LVCMOS33_out	t _{BUF,} t _{EN,} t _{DIS}	Output configured as 3.3V buffer	_	0.20	_	0.20	_	0.20	ns
LVCMOS25_out	t _{BUF,} t _{EN,} t _{DIS}	Output configured as 2.5V buffer	_	0.10	_	0.10	_	0.10	ns
LVCMOS18_out	t _{BUF,} t _{EN,} t _{DIS}	Output configured as 1.8V buffer	_	0.00	_	0.00	_	0.00	ns
PCI_out	t _{BUF,} t _{EN,} t _{DIS}	Output configured as PCI compatible buffer	_	0.20	_	0.20	_	0.20	ns
Slow Slew	t _{BUF,} t _{EN}	Output configured for slow slew rate	_	1.00	_	1.00	_	1.00	ns

Timing v.2.2

Note: Open drain timing is the same as corresponding LVCMOS timing.

1. Refer to TN1004, <u>ispMACH 4000 Timing Model Design and Usage Guidelines</u> for information regarding use of these adders.

ispMACH 4032V/B/C and 4064V/B/C Logic Signal Connections: 44-Pin TQFP (Cont.)

		ispMACH 4032V/B/C		ispMACH	4064V/B/C
Pin Number	Bank Number	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP
42	0	A2	A^2	A4	A^2
43	0	A3	A^3	A6	A^3
44	0	A4	A^4	A8	A^4

ispMACH 4032V/B/C/Z and 4064V/B/C/Z Logic Signal Connections: 48-Pin TQFP

Pin	n Bank ^{isp}		ispMACH 4032V/B/C/Z		4064V/B/C	ispMACH 4064Z		
Number	Number	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP	
1	-	TDI	-	TDI	-	TDI	-	
2	0	A5	A^5	A10	A^5	A8	A^5	
3	0	A6	A^6	A12	A^6	A10	A^6	
4	0	A7	A^7	A14	A^7	A11	A^7	
5	0	GND (Bank 0)	-	GND (Bank 0)	-	GND (Bank 0)	-	
6	0	VCCO (Bank 0)	-	VCCO (Bank 0)	-	VCCO (Bank 0)	-	
7	0	A8	A^8	В0	B^0	B15	B^7	
8	0	A9	A^9	B2	B^1	B12	B^6	
9	0	A10	A^10	B4	B^2	B10	B^5	
10	0	A11	A^11	B6	B^3	B8	B^4	
11	-	TCK	-	TCK	-	TCK	-	
12	-	VCC	-	VCC	-	VCC	-	
13	-	GND	-	GND	-	GND	-	
14	0	A12	A^12	B8	B^4	B6	B^3	
15	0	A13	A^13	B10	B^5	B4	B^2	
16	0	A14	A^14	B12	B^6	B2	B^1	
17	0	A15	A^15	B14	B^7	B0	B^0	
18	0	CLK1/I	-	CLK1/I	-	CLK1/I	-	
19	1	CLK2/I	-	CLK2/I	-	CLK2/I	-	
20	1	B0	B^0	C0	C^0	C0	C^0	
21	1	B1	B^1	C2	C^1	C1	C^1	
22	1	B2	B^2	C4	C^2	C2	C^2	
23	1	B3	B^3	C6	C^3	C4	C^3	
24	1	B4	B^4	C8	C^4	C6	C^4	
25	-	TMS	-	TMS	-	TMS	-	
26	1	B5	B^5	C10	C^5	C8	C^5	
27	1	B6	B^6	C12	C^6	C10	C^6	
28	1	B7	B^7	C14	C^7	C11	C^7	
29	1	GND (Bank 1)	-	GND (Bank 1)	-	GND (Bank 1)	-	
30	1	VCCO (Bank 1)	-	VCCO (Bank 1)	-	VCCO (Bank 1)	-	
31	1	B8	B^8	D0	D^0	D15	D^7	
32	1	B9	B^9	D2	D^1	D12	D^6	

ispMACH 4032Z and 4064Z Logic Signal Connections: 56-Ball csBGA (Cont.)

		ispMACH	4032Z	ispMACH -	4064Z
Ball Number	Bank Number	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP
K5	0	A15	A^15	B0	B^0
H6	0	CLK1/I	-	CLK1/I	-
K6	1	CLK2/I	-	CLK2/I	-
H7	1	B0	B^0	C0	C^0
K7	1	B1	B^1	C1	C^1
K8	1	B2	B^2	C2	C^2
K9	1	B3	B^3	C4	C^3
K10	1	B4	B^4	C6	C^4
J10	-	TMS	-	TMS	-
H8	1	B5	B^5	C8	C^5
H10	1	B6	B^6	C10	C^6
G10	1	B7	B^7	C11	C^7
G8	1	GND (Bank 1)	-	GND (Bank 1)	-
F8	1	NC ¹	-	l ¹	-
F10	1	NC¹	-	I ¹	-
E8	1	VCCO (Bank 1)	-	VCCO (Bank 1)	-
E10	1	B8	B^8	D15	D^7
D8	1	B9	B^9	D12	D^6
D10	1	B10	B^10	D10	D^5
C10	1	B11	B^11	D8	D^4
B10	1	NC¹	-	l ₁	-
A10	-	TDO	-	TDO	-
A9	-	VCC	-	VCC	-
C8	-	GND	-	GND	-
A8	1	NC ¹	-	l ¹	-
A7	1	B12	B^12	D6	D^3
C7	1	B13	B^13	D4	D^2
C6	1	B14	B^14	D2	D^1
A6	1	B15/GOE1	B^15	D0/GOE1	D^0
C5	1	CLK3/I	-	CLK3/I	-
A5	0	CLK0/I	-	CLK0/I	-
C4	0	A0/GOE0	A^0	A0/GOE0	A^0
A4	0	A1	A^1	A1	A^1
A3	0	A2	A^2	A2	A^2
A2	0	A3	A^3	A4	A^3
A1	0	A4	A^4	A6	A^4

^{1.} For device migration considerations, these NC pins are input signal pins in ispMACH 4064Z devices.

ispMACH 4064V/B/C/Z, 4128V/B/C/Z, 4256V/B/C/Z Logic Signal Connections: 100-Pin TQFP

	Bank	ispMACH 40	64V/B/C/Z	ispMACH 41	28V/B/C/Z	ispMACH 4256V/B/C/Z		
Pin Number	Number	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP	
1	-	GND	-	GND	-	GND	-	
2	-	TDI	-	TDI	-	TDI	-	
3	0	A8	A^8	В0	B^0	C12	C^3	
4	0	A9	A^9	B2	B^1	C10	C^2	
5	0	A10	A^10	B4	B^2	C6	C^1	
6	0	A11	A^11	B6	B^3	C2	C^0	
7	0	GND (Bank 0)	-	GND (Bank 0)	-	GND (Bank 0)	-	
8	0	A12	A^12	B8	B^4	D12	D^3	
9	0	A13	A^13	B10	B^5	D10	D^2	
10	0	A14	A^14	B12	B^6	D6	D^1	
11	0	A15	A^15	B13	B^7	D4	D^0	
12*	0	I	-	I	-	I	-	
13	0	VCCO (Bank 0)	-	VCCO (Bank 0)	-	VCCO (Bank 0)	-	
14	0	B15	B^15	C14	C^7	E4	E^0	
15	0	B14	B^14	C12	C^6	E6	E^1	
16	0	B13	B^13	C10	C^5	E10	E^2	
17	0	B12	B^12	C8	C^4	E12	E^3	
18	0	GND (Bank 0)	-	GND (Bank 0)	-	GND (Bank 0)	-	
19	0	B11	B^11	C6	C^3	F2	F^0	
20	0	B10	B^10	C5	C^2	F6	F^1	
21	0	B9	B^9	C4	C^1	F10	F^2	
22	0	B8	B^8	C2	C^0	F12	F^3	
23*	0	I	-	1	-	1	-	
24	-	TCK	-	TCK	-	TCK	-	
25	-	VCC	-	VCC	-	VCC	-	
26	-	GND	-	GND	-	GND	-	
27*	0	I	-	I	-	I	-	
28	0	B7	B^7	D13	D^7	G12	G^3	
29	0	B6	B^6	D12	D^6	G10	G^2	
30	0	B5	B^5	D10	D^5	G6	G^1	
31	0	B4	B^4	D8	D^4	G2	G^0	
32	0	GND (Bank 0)	-	GND (Bank 0)	-	GND (Bank 0)	-	
33	0	VCCO (Bank 0)	-	VCCO (Bank 0)	-	VCCO (Bank 0)	-	
34	0	B3	B^3	D6	D^3	H12	H^3	
35	0	B2	B^2	D4	D^2	H10	H^2	
36	0	B1	B^1	D2	D^1	H6	H^1	
37	0	В0	B^0	D0	D^0	H2	H^0	
38	0	CLK1/I	-	CLK1/I	-	CLK1/I	-	
39	1	CLK2/I	-	CLK2/I	-	CLK2/I	-	
40	-	VCC	-	VCC	-	VCC	-	
41	1	C0	C^0	E0	E^0	12	I^0	

ispMACH 4064Z, 4128Z and 4256Z Logic Signal Connections: 132-Ball csBGA (Cont.)

		ispMAC	1 4064Z	ispMACH	1 4128Z	ispMACH 4256Z		
Ball Number	Bank Number	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP	
P8	1	NC ¹	-	NC ¹	-	l ¹	-	
M8	1	NC	-	E0	E^0	12	I^1	
P9	1	C0	C^0	E1	E^1	14	I^2	
N9	1	C1	C^1	E2	E^2	16	I^3	
M9	1	C2	C^2	E4	E^3	18	I^4	
N10	1	C3	C^3	E5	E^4	I10	I^5	
P10	1	NC	-	E6	E^5	l12	I^6	
M10	1	VCCO (Bank 1)	-	VCCO (Bank 1)	-	VCCO (Bank 1)	-	
N11	1	GND (Bank 1)	-	GND (Bank 1)	-	GND (Bank 1)	-	
P11	1	NC	-	E8	E^6	J2	J^1	
M11	1	C4	C^4	E9	E^7	J4	J^2	
P12	1	C5	C^5	E10	E^8	J6	J^3	
N12	1	C6	C^6	E12	E^9	J8	J^4	
P13	1	C7	C^7	E13	E^10	J10	J^5	
P14	1	NC	-	E14	E^11	J12	J^6	
N14	-	GND	-	GND	-	GND	-	
N13	-	TMS	-	TMS	-	TMS	-	
M14	1	NC	-	VCCO (Bank 1)	-	VCCO (Bank 1)	-	
M12	1	NC	-	F0	F^0	K12	K^6	
M13	1	C8	C^8	F1	F^1	K10	K^5	
L14	1	C9	C^9	F2	F^2	K8	K^4	
L12	1	C10	C^10	F4	F^3	K6	K^3	
L13	1	C11	C^11	F5	F^4	K4	K^2	
K14	1	NC	-	F6	F^5	K2	K^1	
K13	1	GND (Bank 1)	-	GND (Bank 1)	-	GND (Bank 1)	-	
K12	1	NC	-	F8	F^6	L12	L^6	
J13	1	C12	C^12	F9	F^7	L10	L^5	
J14	1	C13	C^13	F10	F^8	L8	L^4	
J12	1	C14	C^14	F12	F^9	L6	L^3	
H14	1	C15	C^15	F13	F^10	L4	L^2	
H13	1	I	-	F14	F^11	L2	L^1	
H12	1	VCCO (Bank 1)	-	VCCO (Bank 1)	-	VCCO (Bank 1)	-	
G13	1	NC	-	G14	G^11	M2	M^1	
G14	1	NC	-	G13	G^10	M4	M^2	
G12	1	D15	D^15	G12	G^9	M6	M^3	
F14	1	D14	D^14	G10	G^8	M8	M^4	
F13	1	D13	D^13	G9	G^7	M10	M^5	
F12	1	D12	D^12	G8	G^6	M12	M^6	
E13	1	GND (Bank 1)	-	GND (Bank 1)	-	GND (Bank 1)	-	
E14	1	NC	-	G6	G^5	N2	N^1	
E12	1	D11	D^11	G5	G^4	N4	N^2	

ispMACH 4128V and 4256V Logic Signal Connections: 144-Pin TQFP

		ispMACH 4128V		ispMAC	H 4256V
Pin Number	Bank Number	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP
1	-	GND	-	GND	-
2	-	TDI	-	TDI	-
3	0	VCCO (Bank 0)	-	VCCO (Bank 0)	-
4	0	B0	B^0	C12	C^6
5	0	B1	B^1	C10	C^5
6	0	B2	B^2	C8	C^4
7	0	B4	B^3	C6	C^3
8	0	B5	B^4	C4	C^2
9	0	B6	B^5	C2	C^1
10	0	GND (Bank 0)	-	GND (Bank 0)	-
11	0	B8	B^6	D14	D^7
12	0	B9	B^7	D12	D^6
13	0	B10	B^8	D10	D^5
14	0	B12	B^9	D8	D^4
15	0	B13	B^10	D6	D^3
16	0	B14	B^11	D4	D^2
17	-	NC ²	-	l ²	-
18	0	GND (Bank 0) ¹	-	NC ¹	-
19	0	VCCO (Bank 0)	-	VCCO (Bank 0)	-
20	0	NC ²	-	I ²	-
21	0	C14	C^11	E2	E^1
22	0	C13	C^10	E4	E^2
23	0	C12	C^9	E6	E^3
24	0	C10	C^8	E8	E^4
25	0	C9	C^7	E10	E^5
26	0	C8	C^6	E12	E^6
27	0	GND (Bank 0)	-	GND (Bank 0)	-
28	0	C6	C^5	F2	F^1
29	0	C5	C^4	F4	F^2
30	0	C4	C^3	F6	F^3
31	0	C2	C^2	F8	F^4
32	0	C1	C^1	F10	F^5
33	0	C0	C^0	F12	F^6
34	0	VCCO (Bank 0)	-	VCCO (Bank 0)	-
35	-	TCK	-	TCK	-
36	-	VCC	-	VCC	-
37	-	GND	-	GND	-
38	0	NC ²	-	l ²	-
39	0	D14	D^11	G12	G^6
40	0	D13	D^10	G10	G^5
41	0	D12	D^9	G8	G^4
42	0	D10	D^8	G6	G^3

ispMACH 4000C (1.8V) Industrial Devices

Family	Part Number	Macrocells	Voltage	t _{PD}	Package	Pin/Ball Count	I/O	Grade
	LC4032C-5T48I	32	1.8	5	TQFP	48	32	I
	LC4032C-75T48I	32	1.8	7.5	TQFP	48	32	I
LC4032C	LC4032C-10T48I	32	1.8	10	TQFP	48	32	1
LC4032C	LC4032C-5T44I	32	1.8	5	TQFP	44	30	I
	LC4032C-75T44I	32	1.8	7.5	TQFP	44	30	I
	LC4032C-10T44I	32	1.8	10	TQFP	44	30	I
	LC4064C-5T100I	64	1.8	5	TQFP	100	64	I
	LC4064C-75T100I	64	1.8	7.5	TQFP	100	64	1
	LC4064C-10T100I	64	1.8	10	TQFP	100	64	I
	LC4064C-5T48I	64	1.8	5	TQFP	48	32	1
LC4064C	LC4064C-75T48I	64	1.8	7.5	TQFP	48	32	1
	LC4064C-10T48I	64	1.8	10	TQFP	48	32	I
	LC4064C-5T44I	64	1.8	5	TQFP	44	30	I
	LC4064C-75T44I	64	1.8	7.5	TQFP	44	30	I
	LC4064C-10T44I	64	1.8	10	TQFP	44	30	I
	LC4128C-5T128I	128	1.8	5	TQFP	128	92	I
1.044000	LC4128C-75T128I	128	1.8	7.5	TQFP	128	92	I
	LC4128C-10T128I	128	1.8	10	TQFP	128	92	I
LC4128C	LC4128C-5T100I	128	1.8	5	TQFP	100	64	I
	LC4128C-75T100I	128	1.8	7.5	TQFP	100	64	I
	LC4128C-10T100I	128	1.8	10	TQFP	100	64 64	I
	LC4256C-5FT256AI	256	1.8	5	ftBGA	256	128	I
	LC4256C-75FT256AI	256	1.8	7.5	ftBGA	256	128	1
	LC4256C-10FT256AI	256	1.8	10	ftBGA	256	128	I
	LC4256C-5FT256BI	256	1.8	5	ftBGA	256	160	I
	LC4256C-75FT256BI	256	1.8	7.5	ftBGA	256	160	I
	LC4256C-10FT256BI	256	1.8	10	ftBGA	256	160	I
	LC4256C-5F256AI ¹	256	1.8	5	fpBGA	256	128	I
	LC4256C-75F256AI ¹	256	1.8	7.5	fpBGA	256	128	I
1.040560	LC4256C-10F256AI ¹	256	1.8	10	fpBGA	256	128	1
LC4256C	LC4256C-5F256BI ¹	256	1.8	5	fpBGA	256	160	I
	LC4256C-75F256BI ¹	256	1.8	7.5	fpBGA	256	160	I
	LC4256C-10F256BI ¹	256	1.8	10	fpBGA	256	160	I
	LC4256C-5T176I	256	1.8	5	TQFP	176	128	I
	LC4256C-75T176I	256	1.8	7.5	TQFP	176	128	ı
	LC4256C-10T176I	256	1.8	10	TQFP	176	128	I
	LC4256C-5T100I	256	1.8	5	TQFP	100	64	ı
	LC4256C-75T100I	256	1.8	7.5	TQFP	100	64	I
	LC4256C-10T100I	256	1.8	10	TQFP	100	64	I

ispMACH 4000B (2.5V) Industrial Devices (Cont.)

Family	Part Number	Macrocells	Voltage	t _{PD}	Package	Pin/Ball Count	1/0	Grade
	LC4384B-5FT256I	384	2.5	5	ftBGA	256	192	I
	LC4384B-75FT256I	384	2.5	7.5	ftBGA	256	192	I
	LC4384B-10FT256I	384	2.5	10	ftBGA	256	192	I
	LC4384B-5F256I ¹	384	2.5	5	fpBGA	256	192	I
LC4384B	LC4384B-75F256I ¹	384	2.5	7.5	fpBGA	256	192	I
	LC4384B-10F256I ¹	384	2.5	10	fpBGA	256	192	I
	LC4384B-5T176I	384	2.5	5	TQFP	176	128	I
	LC4384B-75T176I	384	2.5	7.5	TQFP	176	128	I
	LC4384B-10T176I	384	2.5	10	TQFP	176	128	I
	LC4512B-5FT256I	512	2.5	5	ftBGA	256	208	I
	LC4512B-75FT256I	512	2.5	7.5	ftBGA	256	208	I
	LC4512B-10FT256I	512	2.5	10	ftBGA	256	208	I
	LC4512B-5F256I ¹	512	2.5	5	fpBGA	256	208	I
LC4512B	LC4512B-75F256I ¹	512	2.5	7.5	fpBGA	256	208	I
	LC4512B-10F256l1	512	2.5	10	fpBGA	256	208	I
	LC4512B-5T176I	512	2.5	5	TQFP	176	128	I
	LC4512B-75T176I	512	2.5	7.5	TQFP	176	128	I
	LC4512B-10T176I	512	2.5	10	TQFP	176	128	I

^{1.} Use ftBGA package. fpBGA package devices have been discontinued via PCN#14A-07.

ispMACH 4000V (3.3V) Commercial Devices

Device	Part Number	Macrocells	Voltage	t _{PD}	Package	Pin/Ball Count	I/O	Grade
	LC4032V-25T48C	32	3.3	2.5	TQFP	48	32	С
	LC4032V-5T48C	32	3.3	5	TQFP	48	32	С
LC4032V	LC4032V-75T48C	32	3.3	7.5	TQFP	48	32	С
LO4032 V	LC4032V-25T44C	32	3.3	2.5	TQFP	44	30	С
	LC4032V-5T44C	32	3.3	5	TQFP	44	30	С
	LC4032V-75T44C	32	3.3	7.5	TQFP	44	30	С
	LC4064V-25T100C	64	3.3	2.5	TQFP	100	64	С
	LC4064V-5T100C	64	3.3	5	TQFP	100	64	С
	LC4064V-75T100C	64	3.3	7.5	TQFP	100	64	С
	LC4064V-25T48C	64	3.3	2.5	TQFP	48	32	С
LC4064V	LC4064V-5T48C	64	3.3	5	TQFP	48	32	С
	LC4064V-75T48C	64	3.3	7.5	TQFP	48	32	С
	LC4064V-25T44C	64	3.3	2.5	TQFP	44	30	С
	LC4064V-5T44C	64	3.3	5	TQFP	44	30	С
	LC4064V-75T44C	64	3.3	7.5	TQFP	44	30	С

ispMACH 4000C (1.8V) Lead-Free Commercial Devices (Cont.)

Device	Part Number	Macrocells	Voltage	t _{PD}	Package	Pin/Ball Count	I/O	Grade
	LC4512C-35FTN256C	512	1.8	3.5	Lead-free ftBGA	256	208	С
	LC4512C-5FTN256C	512	1.8	5	Lead-free ftBGA	256	208	С
	LC4512C-75FTN256C	512	1.8	7.5	Lead-free ftBGA	256	208	С
	LC4512C-35FN256C ¹	512	1.8	3.5	Lead-free fpBGA	256	208	С
LC4512C	LC4512C-5FN256C1	512	1.8	5	Lead-free fpBGA	256	208	С
	LC4512C-75FN256C ¹	512	1.8	7.5	Lead-free fpBGA	256	208	С
	LC4512C-35TN176C	512	1.8	3.5	Lead-free TQFP	176	128	С
	LC4512C-5TN176C	512	1.8	5	Lead-free TQFP	176	128	С
	LC4512C-75TN176C	512	1.8	7.5	Lead-free TQFP	176	128	С

^{1.} Use ftBGA package. fpBGA package devices have been discontinued via PCN#14A-07.

ispMACH 4000C (1.8V) Lead-Free Industrial Devices

Device	Part Number	Macrocells	Voltage	t _{PD}	Package	Pin/Ball Count	I/O	Grade
	LC4032C-5TN48I	32	1.8	5	Lead-free TQFP	48	32	I
	LC4032C-75TN48I	32	1.8	7.5	Lead-free TQFP	48	32	I
LC4032C	LC4032C-10TN48I	32	1.8	10	Lead-free TQFP	48	32	I
L04032C	LC4032C-5TN44I	32	1.8	5	Lead-free TQFP	44	30	I
	LC4032C-75TN44I	32	1.8	7.5	Lead-free TQFP	44	30	I
	LC4032C-10TN44I	32	1.8	10	Lead-free TQFP	44	30	ı
	LC4064C-5TN100I	64	1.8	5	Lead-free TQFP	100	64	I
	LC4064C-75TN100I	64	1.8	7.5	Lead-free TQFP	100	64	I
	LC4064C-10TN100I	64	1.8	10	Lead-free TQFP	100	64	ı
	LC4064C-5TN48I	64	1.8	5	Lead-free TQFP	48	32	I
LC4064C	LC4064C-75TN48I	64	1.8	7.5	Lead-free TQFP	48	32	ı
	LC4064C-10TN48I	64	1.8	10	Lead-free TQFP	48	32	ı
	LC4064C-5TN44I	64	1.8	5	Lead-free TQFP	44	30	I
	LC4064C-75TN44I	64	1.8	5	Lead-free TQFP	44	30	I
	LC4064C-10TN44I	64	1.8	10	Lead-free TQFP	44	30	ı
	LC4128C-5TN128I	128	1.8	5	Lead-free TQFP	128	92	I
	LC4128C-75TN128I	128	1.8	7.5	Lead-free TQFP	128	92	ı
LC4128C	LC4128C-10TN128I	128	1.8	10	Lead-free TQFP	128	92	I
1200	LC4128C-5TN100I	128	1.8	5	Lead-free TQFP	100	64	I
	LC4128C-75TN100I	128	1.8	7.5	Lead-free TQFP	100	64	ı
	LC4128C-10TN100I	128	1.8	10	Lead-free TQFP	100	64	I

ispMACH 4000B (2.5V) Lead-Free Commercial Devices (Cont.)

Device	Part Number	Macrocells	Voltage	t _{PD}	Package	Pin/Ball Count	I/O	Grade
	LC4384B-35FTN256C	384	2.5	3.5	Lead-Free ftBGA	256	192	С
	LC4384B-5FTN256C	384	2.5	5	Lead-Free ftBGA	256	192	С
	LC4384B-75FTN256C	384	2.5	7.5	Lead-Free ftBGA	256	192	С
	LC4384B-35FN256C1	384	2.5	3.5	Lead-Free fpBGA	256	192	С
LC4384B	LC4384B-5FN256C ¹	384	2.5	5	Lead-Free fpBGA	256	192	С
	LC4384B-75FN256C ¹	384	2.5	7.5	Lead-Free fpBGA	256	192	С
	LC4384B-35TN176C	384	2.5	3.5	Lead-Free TQFP	176	128	С
	LC4384B-5TN176C	384	2.5	5	Lead-Free TQFP	176	128	С
	LC4384B-75TN176C	384	2.5	7.5	Lead-Free TQFP	176	128	С
	LC4512B-35FTN256C	512	2.5	3.5	Lead-Free ftBGA	256	208	С
	LC4512B-5FTN256C	512	2.5	5	Lead-Free ftBGA	256	208	С
	LC4512B-75FTN256C	512	2.5	7.5	Lead-Free ftBGA	256	208	С
	LC4512B-35FN256C1	512	2.5	3.5	Lead-Free fpBGA	256	208	С
LC4512B	LC4512B-5FN256C1	512	2.5	5	Lead-Free fpBGA	256	208	С
	LC4512B-75FN256C ¹	512	2.5	7.5	Lead-Free fpBGA	256	208	С
	LC4512B-35TN176C	512	2.5	3.5	Lead-Free TQFP	176	128	С
	LC4512B-5TN176C	512	2.5	5	Lead-Free TQFP	176	128	С
	LC4512B-75TN176C	512	2.5	7.5	Lead-Free TQFP	176	128	С

^{1.} Use ftBGA package. fpBGA package devices have been discontinued via PCN#14A-07.

ispMACH 4000B (2.5V) Lead-Free Industrial Devices

Device	Part Number	Macrocells	Voltage	t _{PD}	Package	Pin/Ball Count	I/O	Grade
	LC4032B-5TN48I	32	2.5	5	Lead-Free TQFP	48	32	I
	LC4032B-75TN48I	32	2.5	7.5	Lead-Free TQFP	48	32	I
LC4032B	LC4032B-10TN48I	32	2.5	10	Lead-Free TQFP	48	32	I
LC4032B	LC4032B-5TN44I	32	2.5	5	Lead-Free TQFP	44	30	I
	LC4032B-75TN44I	32	2.5	7.5	Lead-Free TQFP	44	30	I
	LC4032B-10TN44I	32	2.5	10	Lead-Free TQFP	44	30	I
	LC4064B-5TN100I	64	2.5	5	Lead-Free TQFP	100	64	I
	LC4064B-75TN100I	64	2.5	7.5	Lead-Free TQFP	100	64	I
	LC4064B-10TN100I	64	2.5	10	Lead-Free TQFP	100	64	I
	LC4064B-5TN48I	64	2.5	5	Lead-Free TQFP	48	32	I
LC4064B	LC4064B-75TN48I	64	2.5	7.5	Lead-Free TQFP	48	32	I
	LC4064B-10TN48I	64	2.5	10	Lead-Free TQFP	48	32	I
	LC4064B-5TN44I	64	2.5	5	Lead-Free TQFP	44	30	I
	LC4064B-75TN44I	64	2.5	7.5	Lead-Free TQFP	44	30	I
	LC4064B-10TN44I	64	2.5	10	Lead-Free TQFP	44	30	I