




Welcome to [E-XFL.COM](#)

### Understanding [Embedded - CPLDs \(Complex Programmable Logic Devices\)](#)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

### Applications of Embedded - CPLDs

#### Details

|                                 |                                                                                                                                                                   |
|---------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                  | Obsolete                                                                                                                                                          |
| Programmable Type               | In System Programmable                                                                                                                                            |
| Delay Time tpd(1) Max           | 5 ns                                                                                                                                                              |
| Voltage Supply - Internal       | 1.7V ~ 1.9V                                                                                                                                                       |
| Number of Logic Elements/Blocks | 4                                                                                                                                                                 |
| Number of Macrocells            | 64                                                                                                                                                                |
| Number of Gates                 | -                                                                                                                                                                 |
| Number of I/O                   | 32                                                                                                                                                                |
| Operating Temperature           | -40°C ~ 105°C (TJ)                                                                                                                                                |
| Mounting Type                   | Surface Mount                                                                                                                                                     |
| Package / Case                  | 48-LQFP                                                                                                                                                           |
| Supplier Device Package         | 48-TQFP (7x7)                                                                                                                                                     |
| Purchase URL                    | <a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/lc4064zc-5t48i">https://www.e-xfl.com/product-detail/lattice-semiconductor/lc4064zc-5t48i</a> |

## Product Term Allocator

The product term allocator assigns product terms from a cluster to either logic or control applications as required by the design being implemented. Product terms that are used as logic are steered into a 5-input OR gate associated with the cluster. Product terms that used for control are steered either to the macrocell or I/O cell associated with the cluster. Table 3 shows the available functions for each of the five product terms in the cluster. The OR gate output connects to the associated I/O cell, providing a fast path for narrow combinatorial functions, and to the logic allocator.

**Table 3. Individual PT Steering**

| Product Term | Logic    | Control                                                                     |
|--------------|----------|-----------------------------------------------------------------------------|
| PT $n$       | Logic PT | Single PT for XOR/OR                                                        |
| PT $n+1$     | Logic PT | Individual Clock (PT Clock)                                                 |
| PT $n+2$     | Logic PT | Individual Initialization or Individual Clock Enable (PT Initialization/CE) |
| PT $n+3$     | Logic PT | Individual Initialization (PT Initialization)                               |
| PT $n+4$     | Logic PT | Individual OE (PTOE)                                                        |

## Cluster Allocator

The cluster allocator allows clusters to be steered to neighboring macrocells, thus allowing the creation of functions with more product terms. Table 4 shows which clusters can be steered to which macrocells. Used in this manner, the cluster allocator can be used to form functions of up to 20 product terms. Additionally, the cluster allocator accepts inputs from the wide steering logic. Using these inputs, functions up to 80 product terms can be created.

**Table 4. Available Clusters for Each Macrocell**

| Macrocell | Available Clusters |     |     |     |
|-----------|--------------------|-----|-----|-----|
| M0        | —                  | C0  | C1  | C2  |
| M1        | C0                 | C1  | C2  | C3  |
| M2        | C1                 | C2  | C3  | C4  |
| M3        | C2                 | C3  | C4  | C5  |
| M4        | C3                 | C4  | C5  | C6  |
| M5        | C4                 | C5  | C6  | C7  |
| M6        | C5                 | C6  | C7  | C8  |
| M7        | C6                 | C7  | C8  | C9  |
| M8        | C7                 | C8  | C9  | C10 |
| M9        | C8                 | C9  | C10 | C11 |
| M10       | C9                 | C10 | C11 | C12 |
| M11       | C10                | C11 | C12 | C13 |
| M12       | C11                | C12 | C13 | C14 |
| M13       | C12                | C13 | C14 | C15 |
| M14       | C13                | C14 | C15 | —   |
| M15       | C14                | C15 | —   | —   |

## Wide Steering Logic

The wide steering logic allows the output of the cluster allocator  $n$  to be connected to the input of the cluster allocator  $n+4$ . Thus, cluster chains can be formed with up to 80 product terms, supporting wide product term functions and allowing performance to be increased through a single GLB implementation. Table 5 shows the product term chains.

## Output Routing Pool (ORP)

The Output Routing Pool allows macrocell outputs to be connected to any of several I/O cells within an I/O block. This provides greater flexibility in determining the pinout and allows design changes to occur without affecting the pinout. The output routing pool also provides a parallel capability for routing macrocell-level OE product terms. This allows the OE product term to follow the macrocell output as it is switched between I/O cells. Additionally, the output routing pool allows the macrocell output or true and complement forms of the 5-PT bypass signal to bypass the output routing multiplexers and feed the I/O cell directly. The enhanced ORP of the ispMACH 4000 family consists of the following elements:

- Output Routing Multiplexers
- OE Routing Multiplexers
- Output Routing Pool Bypass Multiplexers

Figure 7 shows the structure of the ORP from the I/O cell perspective. This is referred to as an ORP slice. Each ORP has as many ORP slices as there are I/O cells in the corresponding I/O block.

**Figure 7. ORP Slice**



## Output Routing Multiplexers

The details of connections between the macrocells and the I/O cells vary across devices and within a device dependent on the maximum number of I/Os available. Tables 5-9 provide the connection details.

**Table 6. ORP Combinations for I/O Blocks with 8 I/Os**

| I/O Cell | Available Macrocells                 |
|----------|--------------------------------------|
| I/O 0    | M0, M1, M2, M3, M4, M5, M6, M7       |
| I/O 1    | M2, M3, M4, M5, M6, M7, M8, M9       |
| I/O 2    | M4, M5, M6, M7, M8, M9, M10, M11     |
| I/O 3    | M6, M7, M8, M9, M10, M11, M12, M13   |
| I/O 4    | M8, M9, M10, M11, M12, M13, M14, M15 |
| I/O 5    | M10, M11, M12, M13, M14, M15, M0, M1 |
| I/O 6    | M12, M13, M14, M15, M0, M1, M2, M3   |
| I/O 7    | M14, M15, M0, M1, M2, M3, M4, M5     |

**Table 7. ORP Combinations for I/O Blocks with 16 I/Os**

| I/O Cell | Available Macrocells                 |
|----------|--------------------------------------|
| I/O 0    | M0, M1, M2, M3, M4, M5, M6, M7       |
| I/O 1    | M1, M2, M3, M4, M5, M6, M7, M8       |
| I/O 2    | M2, M3, M4, M5, M6, M7, M8, M9       |
| I/O 3    | M3, M4, M5, M6, M7, M8, M9, M10      |
| I/O 4    | M4, M5, M6, M7, M8, M9, M10, M11     |
| I/O 5    | M5, M6, M7, M8, M9, M10, M11, M12    |
| I/O 6    | M6, M7, M8, M9, M10, M11, M12, M13   |
| I/O 7    | M7, M8, M9, M10, M11, M12, M13, M14  |
| I/O 8    | M8, M9, M10, M11, M12, M13, M14, M15 |
| I/O 9    | M9, M10, M11, M12, M13, M14, M15, M0 |
| I/O 10   | M10, M11, M12, M13, M14, M15, M0, M1 |
| I/O 11   | M11, M12, M13, M14, M15, M0, M1, M2  |
| I/O 12   | M12, M13, M14, M15, M0, M1, M2, M3   |
| I/O 13   | M13, M14, M15, M0, M1, M2, M3, M4    |
| I/O 14   | M14, M15, M0, M1, M2, M3, M4, M5     |
| I/O 15   | M15, M0, M1, M2, M3, M4, M5, M6      |

**Table 8. ORP Combinations for I/O Blocks with 4 I/Os**

| I/O Cell | Available Macrocells                 |
|----------|--------------------------------------|
| I/O 0    | M0, M1, M2, M3, M4, M5, M6, M7       |
| I/O 1    | M4, M5, M6, M7, M8, M9, M10, M11     |
| I/O 2    | M8, M9, M10, M11, M12, M13, M14, M15 |
| I/O 3    | M12, M13, M14, M15, M0, M1, M2, M3   |

**Table 9. ORP Combinations for I/O Blocks with 10 I/Os**

| I/O Cell | Available Macrocells                 |
|----------|--------------------------------------|
| I/O 0    | M0, M1, M2, M3, M4, M5, M6, M7       |
| I/O 1    | M2, M3, M4, M5, M6, M7, M8, M9       |
| I/O 2    | M4, M5, M6, M7, M8, M9, M10, M11     |
| I/O 3    | M6, M7, M8, M9, M10, M11, M12, M13   |
| I/O 4    | M8, M9, M10, M11, M12, M13, M14, M15 |
| I/O 5    | M10, M11, M12, M13, M14, M15, M0, M1 |
| I/O 6    | M12, M13, M14, M15, M0, M1, M2, M3   |
| I/O 7    | M14, M15, M0, M1, M2, M3, M4, M5     |
| I/O 8    | M2, M3, M4, M5, M6, M7, M8, M9       |
| I/O 9    | M10, M11, M12, M13, M14, M15, M0, M1 |

**ispMACH 4000Z External Switching Characteristics (Cont.)****Over Recommended Operating Conditions**

| Parameter                     | Description <sup>1, 2, 3</sup>                                                    | -45  |      | -5   |      | -75  |      | Units |
|-------------------------------|-----------------------------------------------------------------------------------|------|------|------|------|------|------|-------|
|                               |                                                                                   | Min. | Max. | Min. | Max. | Min. | Max. |       |
| t <sub>PD</sub>               | 5-PT bypass combinatorial propagation delay                                       | —    | 4.5  | —    | 5.0  | —    | 7.5  | ns    |
| t <sub>PD_MC</sub>            | 20-PT combinatorial propagation delay through macrocell                           | —    | 5.8  | —    | 6.0  | —    | 8.0  | ns    |
| t <sub>S</sub>                | GLB register setup time before clock                                              | 2.9  | —    | 3.0  | —    | 4.5  | —    | ns    |
| t <sub>ST</sub>               | GLB register setup time before clock with T-type register                         | 3.1  | —    | 3.2  | —    | 4.7  | —    | ns    |
| t <sub>SIR</sub>              | GLB register setup time before clock, input register path                         | 1.3  | —    | 1.3  | —    | 1.4  | —    | ns    |
| t <sub>SIRZ</sub>             | GLB register setup time before clock with zero hold                               | 2.6  | —    | 2.6  | —    | 2.7  | —    | ns    |
| t <sub>H</sub>                | GLB register hold time after clock                                                | 0.0  | —    | 0.0  | —    | 0.0  | —    | ns    |
| t <sub>HT</sub>               | GLB register hold time after clock with T-type register                           | 0.0  | —    | 0.0  | —    | 0.0  | —    | ns    |
| t <sub>HIR</sub>              | GLB register hold time after clock, input register path                           | 1.3  | —    | 1.3  | —    | 1.3  | —    | ns    |
| t <sub>HIRZ</sub>             | GLB register hold time after clock, input register path with zero hold            | 0.0  | —    | 0.0  | —    | 0.0  | —    | ns    |
| t <sub>CO</sub>               | GLB register clock-to-output delay                                                | —    | 3.8  | —    | 4.2  | —    | 4.5  | ns    |
| t <sub>R</sub>                | External reset pin to output delay                                                | —    | 7.5  | —    | 7.5  | —    | 9.0  | ns    |
| t <sub>RW</sub>               | External reset pulse duration                                                     | 2.0  | —    | 2.0  | —    | 4.0  | —    | ns    |
| t <sub>PTOE/DIS</sub>         | Input to output local product term output enable/disable                          | —    | 8.2  | —    | 8.5  | —    | 9.0  | ns    |
| t <sub>GPTOE/DIS</sub>        | Input to output global product term output enable/disable                         | —    | 10.0 | —    | 10.0 | —    | 10.5 | ns    |
| t <sub>GOE/DIS</sub>          | Global OE input to output enable/disable                                          | —    | 5.5  | —    | 6.0  | —    | 7.0  | ns    |
| t <sub>CW</sub>               | Global clock width, high or low                                                   | 1.8  | —    | 2.0  | —    | 2.8  | —    | ns    |
| t <sub>GW</sub>               | Global gate width low (for low transparent) or high (for high transparent)        | 1.8  | —    | 2.0  | —    | 2.8  | —    | ns    |
| t <sub>WIR</sub>              | Input register clock width, high or low                                           | 1.8  | —    | 2.0  | —    | 2.8  | —    | ns    |
| f <sub>MAX</sub> <sup>4</sup> | Clock frequency with internal feedback                                            | —    | 200  | —    | 200  | —    | 168  | MHz   |
| f <sub>MAX</sub> (Ext.)       | clock frequency with external feedback, [1 / (t <sub>S</sub> + t <sub>CO</sub> )] | —    | 150  | —    | 139  | —    | 111  | MHz   |

1. Timing numbers are based on default LVCMOS 1.8 I/O buffers. Use timing adjusters provided to calculate other standards.

Timing v.2.2

2. Measured using standard switching GRP loading of 1 and 1 output switching.

3. Pulse widths and clock widths less than minimum will cause unknown behavior.

4. Standard 16-bit counter using GRP feedback.

## ispMACH 4000V/B/C Internal Timing Parameters

Over Recommended Operating Conditions

| Parameter             | Description                                      | -2.5 |      | -2.7 |      | -3   |      | -3.5 |      | Units |
|-----------------------|--------------------------------------------------|------|------|------|------|------|------|------|------|-------|
| In/Out Delays         |                                                  |      |      |      |      |      |      |      |      |       |
| t <sub>IN</sub>       | Input Buffer Delay                               | —    | 0.60 | —    | 0.60 | —    | 0.70 | —    | 0.70 | ns    |
| t <sub>GOE</sub>      | Global OE Pin Delay                              | —    | 2.04 | —    | 2.54 | —    | 3.04 | —    | 3.54 | ns    |
| t <sub>GCLK_IN</sub>  | Global Clock Input Buffer Delay                  | —    | 0.78 | —    | 1.28 | —    | 1.28 | —    | 1.28 | ns    |
| t <sub>BUF</sub>      | Delay through Output Buffer                      | —    | 0.85 | —    | 0.85 | —    | 0.85 | —    | 0.85 | ns    |
| t <sub>EN</sub>       | Output Enable Time                               | —    | 0.96 | —    | 0.96 | —    | 0.96 | —    | 0.96 | ns    |
| t <sub>DIS</sub>      | Output Disable Time                              | —    | 0.96 | —    | 0.96 | —    | 0.96 | —    | 0.96 | ns    |
| Routing/GLB Delays    |                                                  |      |      |      |      |      |      |      |      |       |
| t <sub>ROUTE</sub>    | Delay through GRP                                | —    | 0.61 | —    | 0.81 | —    | 1.01 | —    | 1.01 | ns    |
| t <sub>MCELL</sub>    | Macrocell Delay                                  | —    | 0.45 | —    | 0.55 | —    | 0.55 | —    | 0.65 | ns    |
| t <sub>INREG</sub>    | Input Buffer to Macrocell Register Delay         | —    | 0.11 | —    | 0.31 | —    | 0.31 | —    | 0.31 | ns    |
| t <sub>FBK</sub>      | Internal Feedback Delay                          | —    | 0.00 | —    | 0.00 | —    | 0.00 | —    | 0.00 | ns    |
| t <sub>PDb</sub>      | 5-PT Bypass Propagation Delay                    | —    | 0.44 | —    | 0.44 | —    | 0.44 | —    | 0.94 | ns    |
| t <sub>PDi</sub>      | Macrocell Propagation Delay                      | —    | 0.64 | —    | 0.64 | —    | 0.64 | —    | 0.94 | ns    |
| Register/Latch Delays |                                                  |      |      |      |      |      |      |      |      |       |
| t <sub>S</sub>        | D-Register Setup Time (Global Clock)             | 0.92 | —    | 1.12 | —    | 1.02 | —    | 0.92 | —    | ns    |
| t <sub>S_PT</sub>     | D-Register Setup Time (Product Term Clock)       | 1.42 | —    | 1.32 | —    | 1.32 | —    | 1.32 | —    | ns    |
| t <sub>ST</sub>       | T-Register Setup Time (Global Clock)             | 1.12 | —    | 1.32 | —    | 1.22 | —    | 1.12 | —    | ns    |
| t <sub>ST_PT</sub>    | T-Register Setup Time (Product Term Clock)       | 1.42 | —    | 1.32 | —    | 1.32 | —    | 1.32 | —    | ns    |
| t <sub>H</sub>        | D-Register Hold Time                             | 0.88 | —    | 0.68 | —    | 0.98 | —    | 1.08 | —    | ns    |
| t <sub>HT</sub>       | T-Register Hold Time                             | 0.88 | —    | 0.68 | —    | 0.98 | —    | 1.08 | —    | ns    |
| t <sub>SIR</sub>      | D-Input Register Setup Time (Global Clock)       | 0.82 | —    | 1.37 | —    | 1.27 | —    | 1.27 | —    | ns    |
| t <sub>SIR_PT</sub>   | D-Input Register Setup Time (Product Term Clock) | 1.45 | —    | 1.45 | —    | 1.45 | —    | 1.45 | —    | ns    |
| t <sub>HIR</sub>      | D-Input Register Hold Time (Global Clock)        | 0.88 | —    | 0.63 | —    | 0.73 | —    | 0.73 | —    | ns    |
| t <sub>HIR_PT</sub>   | D-Input Register Hold Time (Product Term Clock)  | 0.88 | —    | 0.63 | —    | 0.73 | —    | 0.73 | —    | ns    |
| t <sub>COi</sub>      | Register Clock to Output/Feedback MUX Time       | —    | 0.52 | —    | 0.52 | —    | 0.52 | —    | 0.52 | ns    |
| t <sub>CES</sub>      | Clock Enable Setup Time                          | 2.25 | —    | 2.25 | —    | 2.25 | —    | 2.25 | —    | ns    |
| t <sub>CEH</sub>      | Clock Enable Hold Time                           | 1.88 | —    | 1.88 | —    | 1.88 | —    | 1.88 | —    | ns    |
| t <sub>SL</sub>       | Latch Setup Time (Global Clock)                  | 0.92 | —    | 1.12 | —    | 1.02 | —    | 0.92 | —    | ns    |
| t <sub>SL_PT</sub>    | Latch Setup Time (Product Term Clock)            | 1.42 | —    | 1.32 | —    | 1.32 | —    | 1.32 | —    | ns    |
| t <sub>HL</sub>       | Latch Hold Time                                  | 1.17 | —    | 1.17 | —    | 1.17 | —    | 1.17 | —    | ns    |
| t <sub>GOi</sub>      | Latch Gate to Output/Feedback MUX Time           | —    | 0.33 | —    | 0.33 | —    | 0.33 | —    | 0.33 | ns    |

**ispMACH 4000V/B/C Internal Timing Parameters (Cont.)****Over Recommended Operating Conditions**

| Parameter             | Description                                                         | -2.5 |      | -2.7 |      | -3   |      | -3.5 |      | Units |
|-----------------------|---------------------------------------------------------------------|------|------|------|------|------|------|------|------|-------|
| $t_{PDLi}$            | Propagation Delay through Transparent Latch to Output/ Feedback MUX | —    | 0.25 | —    | 0.25 | —    | 0.25 | —    | 0.25 | ns    |
| $t_{SRi}$             | Asynchronous Reset or Set to Output/Feedback MUX Delay              | 0.28 | —    | 0.28 | —    | 0.28 | —    | 0.28 | —    | ns    |
| $t_{SRR}$             | Asynchronous Reset or Set Recovery Time                             | 1.67 | —    | 1.67 | —    | 1.67 | —    | 1.67 | —    | ns    |
| <b>Control Delays</b> |                                                                     |      |      |      |      |      |      |      |      |       |
| $t_{BCLK}$            | GLB PT Clock Delay                                                  | —    | 1.12 | —    | 1.12 | —    | 1.12 | —    | 1.12 | ns    |
| $t_{PTCLK}$           | Macrocell PT Clock Delay                                            | —    | 0.87 | —    | 0.87 | —    | 0.87 | —    | 0.87 | ns    |
| $t_{BSR}$             | Block PT Set/Reset Delay                                            | —    | 1.83 | —    | 1.83 | —    | 1.83 | —    | 1.83 | ns    |
| $t_{PTSR}$            | Macrocell PT Set/Reset Delay                                        | —    | 1.11 | —    | 1.41 | —    | 1.51 | —    | 1.61 | ns    |
| $t_{GPTOE}$           | Global PT OE Delay                                                  | —    | 2.83 | —    | 4.13 | —    | 5.33 | —    | 5.33 | ns    |
| $t_{PTOE}$            | Macrocell PT OE Delay                                               | —    | 1.83 | —    | 2.13 | —    | 2.33 | —    | 2.83 | ns    |

Timing v.3.2

Note: Internal Timing Parameters are not tested and are for reference only. Refer to the Timing Model in this data sheet for further details.

**ispMACH 4000V/B/C Timing Adders<sup>1</sup> (Cont.)**

| Adder Type                        | Base Parameter                                            | Description                                | -5   |      | -75  |      | -10  |      | Units |
|-----------------------------------|-----------------------------------------------------------|--------------------------------------------|------|------|------|------|------|------|-------|
|                                   |                                                           |                                            | Min. | Max. | Min. | Max. | Min. | Max. |       |
| Optional Delay Adders             |                                                           |                                            |      |      |      |      |      |      |       |
| t <sub>INDIO</sub>                | t <sub>INREG</sub>                                        | Input register delay                       | —    | 1.00 | —    | 1.00 | —    | 1.00 | ns    |
| t <sub>EXP</sub>                  | t <sub>MCELL</sub>                                        | Product term expander delay                | —    | 0.33 | —    | 0.33 | —    | 0.33 | ns    |
| t <sub>ORP</sub>                  | —                                                         | Output routing pool delay                  | —    | 0.05 | —    | 0.05 | —    | 0.05 | ns    |
| t <sub>BLA</sub>                  | t <sub>ROUTE</sub>                                        | Additional block loading adder             | —    | 0.05 | —    | 0.05 | —    | 0.05 | ns    |
| t <sub>IOI</sub> Input Adjusters  |                                                           |                                            |      |      |      |      |      |      |       |
| LVTTTL_in                         | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub> | Using LVTTTL standard                      | —    | 0.60 | —    | 0.60 | —    | 0.60 | ns    |
| LVC MOS33_in                      | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub> | Using LVC MOS 3.3 standard                 | —    | 0.60 | —    | 0.60 | —    | 0.60 | ns    |
| LVC MOS25_in                      | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub> | Using LVC MOS 2.5 standard                 | —    | 0.60 | —    | 0.60 | —    | 0.60 | ns    |
| LVC MOS18_in                      | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub> | Using LVC MOS 1.8 standard                 | —    | 0.00 | —    | 0.00 | —    | 0.00 | ns    |
| PCI_in                            | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub> | Using PCI compatible input                 | —    | 0.60 | —    | 0.60 | —    | 0.60 | ns    |
| t <sub>IOO</sub> Output Adjusters |                                                           |                                            |      |      |      |      |      |      |       |
| LVTTTL_out                        | t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>     | Output configured as TTL buffer            | —    | 0.20 | —    | 0.20 | —    | 0.20 | ns    |
| LVC MOS33_out                     | t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>     | Output configured as 3.3V buffer           | —    | 0.20 | —    | 0.20 | —    | 0.20 | ns    |
| LVC MOS25_out                     | t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>     | Output configured as 2.5V buffer           | —    | 0.10 | —    | 0.10 | —    | 0.10 | ns    |
| LVC MOS18_out                     | t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>     | Output configured as 1.8V buffer           | —    | 0.00 | —    | 0.00 | —    | 0.00 | ns    |
| PCI_out                           | t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>     | Output configured as PCI compatible buffer | —    | 0.20 | —    | 0.20 | —    | 0.20 | ns    |
| Slow Slew                         | t <sub>BUF</sub> , t <sub>EN</sub>                        | Output configured for slow slew rate       | —    | 1.00 | —    | 1.00 | —    | 1.00 | ns    |

Note: Open drain timing is the same as corresponding LVC MOS timing.

Timing v.3.2

1. Refer to TN1004, [ispMACH 4000 Timing Model Design and Usage Guidelines](#) for information regarding use of these adders.

**ispMACH 4064V/B/C/Z, 4128V/B/C/Z, 4256V/B/C/Z Logic Signal Connections:  
100-Pin TQFP (Cont.)**

| Pin Number | Bank Number | ispMACH 4064V/B/C/Z |                 | ispMACH 4128V/B/C/Z |                | ispMACH 4256V/B/C/Z |                |
|------------|-------------|---------------------|-----------------|---------------------|----------------|---------------------|----------------|
|            |             | GLB/MC/Pad          | ORP             | GLB/MC/Pad          | ORP            | GLB/MC/Pad          | ORP            |
| 42         | 1           | C1                  | C <sup>1</sup>  | E2                  | E <sup>1</sup> | I6                  | I <sup>1</sup> |
| 43         | 1           | C2                  | C <sup>2</sup>  | E4                  | E <sup>2</sup> | I10                 | I <sup>2</sup> |
| 44         | 1           | C3                  | C <sup>3</sup>  | E6                  | E <sup>3</sup> | I12                 | I <sup>3</sup> |
| 45         | 1           | VCCO (Bank 1)       | -               | VCCO (Bank 1)       | -              | VCCO (Bank 1)       | -              |
| 46         | 1           | GND (Bank 1)        | -               | GND (Bank 1)        | -              | GND (Bank 1)        | -              |
| 47         | 1           | C4                  | C <sup>4</sup>  | E8                  | E <sup>4</sup> | J2                  | J <sup>0</sup> |
| 48         | 1           | C5                  | C <sup>5</sup>  | E10                 | E <sup>5</sup> | J6                  | J <sup>1</sup> |
| 49         | 1           | C6                  | C <sup>6</sup>  | E12                 | E <sup>6</sup> | J10                 | J <sup>2</sup> |
| 50         | 1           | C7                  | C <sup>7</sup>  | E14                 | E <sup>7</sup> | J12                 | J <sup>3</sup> |
| 51         | -           | GND                 | -               | GND                 | -              | GND                 | -              |
| 52         | -           | TMS                 | -               | TMS                 | -              | TMS                 | -              |
| 53         | 1           | C8                  | C <sup>8</sup>  | F0                  | F <sup>0</sup> | K12                 | K <sup>3</sup> |
| 54         | 1           | C9                  | C <sup>9</sup>  | F2                  | F <sup>1</sup> | K10                 | K <sup>2</sup> |
| 55         | 1           | C10                 | C <sup>10</sup> | F4                  | F <sup>2</sup> | K6                  | K <sup>1</sup> |
| 56         | 1           | C11                 | C <sup>11</sup> | F6                  | F <sup>3</sup> | K2                  | K <sup>0</sup> |
| 57         | 1           | GND (Bank 1)        | -               | GND (Bank 1)        | -              | GND (Bank 1)        | -              |
| 58         | 1           | C12                 | C <sup>12</sup> | F8                  | F <sup>4</sup> | L12                 | L <sup>3</sup> |
| 59         | 1           | C13                 | C <sup>13</sup> | F10                 | F <sup>5</sup> | L10                 | L <sup>2</sup> |
| 60         | 1           | C14                 | C <sup>14</sup> | F12                 | F <sup>6</sup> | L6                  | L <sup>1</sup> |
| 61         | 1           | C15                 | C <sup>15</sup> | F13                 | F <sup>7</sup> | L4                  | L <sup>0</sup> |
| 62*        | 1           | I                   | -               | I                   | -              | I                   | -              |
| 63         | 1           | VCCO (Bank 1)       | -               | VCCO (Bank 1)       | -              | VCCO (Bank 1)       | -              |
| 64         | 1           | D15                 | D <sup>15</sup> | G14                 | G <sup>7</sup> | M4                  | M <sup>0</sup> |
| 65         | 1           | D14                 | D <sup>14</sup> | G12                 | G <sup>6</sup> | M6                  | M <sup>1</sup> |
| 66         | 1           | D13                 | D <sup>13</sup> | G10                 | G <sup>5</sup> | M10                 | M <sup>2</sup> |
| 67         | 1           | D12                 | D <sup>12</sup> | G8                  | G <sup>4</sup> | M12                 | M <sup>3</sup> |
| 68         | 1           | GND (Bank 1)        | -               | GND (Bank 1)        | -              | GND (Bank 1)        | -              |
| 69         | 1           | D11                 | D <sup>11</sup> | G6                  | G <sup>3</sup> | N2                  | N <sup>0</sup> |
| 70         | 1           | D10                 | D <sup>10</sup> | G5                  | G <sup>2</sup> | N6                  | N <sup>1</sup> |
| 71         | 1           | D9                  | D <sup>9</sup>  | G4                  | G <sup>1</sup> | N10                 | N <sup>2</sup> |
| 72         | 1           | D8                  | D <sup>8</sup>  | G2                  | G <sup>0</sup> | N12                 | N <sup>3</sup> |
| 73*        | 1           | I                   | -               | I                   | -              | I                   | -              |
| 74         | -           | TDO                 | -               | TDO                 | -              | TDO                 | -              |
| 75         | -           | VCC                 | -               | VCC                 | -              | VCC                 | -              |
| 76         | -           | GND                 | -               | GND                 | -              | GND                 | -              |
| 77*        | 1           | I                   | -               | I                   | -              | I                   | -              |
| 78         | 1           | D7                  | D <sup>7</sup>  | H13                 | H <sup>7</sup> | O12                 | O <sup>3</sup> |
| 79         | 1           | D6                  | D <sup>6</sup>  | H12                 | H <sup>6</sup> | O10                 | O <sup>2</sup> |
| 80         | 1           | D5                  | D <sup>5</sup>  | H10                 | H <sup>5</sup> | O6                  | O <sup>1</sup> |
| 81         | 1           | D4                  | D <sup>4</sup>  | H8                  | H <sup>4</sup> | O2                  | O <sup>0</sup> |
| 82         | 1           | GND (Bank 1)        | -               | GND (Bank 1)        | -              | GND (Bank 1)        | -              |

**ispMACH 4128V/B/C Logic Signal Connections: 128-Pin TQFP (Cont.)**

| Pin Number | Bank Number | ispMACH 4128V/B/C |                 |
|------------|-------------|-------------------|-----------------|
|            |             | GLB/MC/Pad        | ORP             |
| 19         | 0           | C13               | C <sup>10</sup> |
| 20         | 0           | C12               | C <sup>9</sup>  |
| 21         | 0           | C10               | C <sup>8</sup>  |
| 22         | 0           | C9                | C <sup>7</sup>  |
| 23         | 0           | C8                | C <sup>6</sup>  |
| 24         | 0           | GND (Bank 0)      | -               |
| 25         | 0           | C6                | C <sup>5</sup>  |
| 26         | 0           | C5                | C <sup>4</sup>  |
| 27         | 0           | C4                | C <sup>3</sup>  |
| 28         | 0           | C2                | C <sup>2</sup>  |
| 29         | 0           | C0                | C <sup>0</sup>  |
| 30         | 0           | VCCO (Bank 0)     | -               |
| 31         | 0           | TCK               | -               |
| 32         | 0           | VCC               | -               |
| 33         | 0           | GND               | -               |
| 34         | 0           | D14               | D <sup>11</sup> |
| 35         | 0           | D13               | D <sup>10</sup> |
| 36         | 0           | D12               | D <sup>9</sup>  |
| 37         | 0           | D10               | D <sup>8</sup>  |
| 38         | 0           | D9                | D <sup>7</sup>  |
| 39         | 0           | D8                | D <sup>6</sup>  |
| 40         | 0           | GND (Bank 0)      | -               |
| 41         | 0           | VCCO (Bank 0)     | -               |
| 42         | 0           | D6                | D <sup>5</sup>  |
| 43         | 0           | D5                | D <sup>4</sup>  |
| 44         | 0           | D4                | D <sup>3</sup>  |
| 45         | 0           | D2                | D <sup>2</sup>  |
| 46         | 0           | D1                | D <sup>1</sup>  |
| 47         | 0           | D0                | D <sup>0</sup>  |
| 48         | 0           | CLK1/I            | -               |
| 49         | 1           | GND (Bank 1)      | -               |
| 50         | 1           | CLK2/I            | -               |
| 51         | 1           | VCC               | -               |
| 52         | 1           | E0                | E <sup>0</sup>  |
| 53         | 1           | E1                | E <sup>1</sup>  |
| 54         | 1           | E2                | E <sup>2</sup>  |
| 55         | 1           | E4                | E <sup>3</sup>  |
| 56         | 1           | E5                | E <sup>4</sup>  |
| 57         | 1           | E6                | E <sup>5</sup>  |
| 58         | 1           | VCCO (Bank 1)     | -               |
| 59         | 1           | GND (Bank 1)      | -               |
| 60         | 1           | E8                | E <sup>6</sup>  |
| 61         | 1           | E9                | E <sup>7</sup>  |

**ispMACH 4128V and 4256V Logic Signal Connections: 144-Pin TQFP**

| Pin Number | Bank Number | ispMACH 4128V             |                   | ispMACH 4256V   |                  |
|------------|-------------|---------------------------|-------------------|-----------------|------------------|
|            |             | GLB/MC/Pad                | ORP               | GLB/MC/Pad      | ORP              |
| 1          | -           | GND                       | -                 | GND             | -                |
| 2          | -           | TDI                       | -                 | TDI             | -                |
| 3          | 0           | VCCO (Bank 0)             | -                 | VCCO (Bank 0)   | -                |
| 4          | 0           | B0                        | B <sup>^</sup> 0  | C12             | C <sup>^</sup> 6 |
| 5          | 0           | B1                        | B <sup>^</sup> 1  | C10             | C <sup>^</sup> 5 |
| 6          | 0           | B2                        | B <sup>^</sup> 2  | C8              | C <sup>^</sup> 4 |
| 7          | 0           | B4                        | B <sup>^</sup> 3  | C6              | C <sup>^</sup> 3 |
| 8          | 0           | B5                        | B <sup>^</sup> 4  | C4              | C <sup>^</sup> 2 |
| 9          | 0           | B6                        | B <sup>^</sup> 5  | C2              | C <sup>^</sup> 1 |
| 10         | 0           | GND (Bank 0)              | -                 | GND (Bank 0)    | -                |
| 11         | 0           | B8                        | B <sup>^</sup> 6  | D14             | D <sup>^</sup> 7 |
| 12         | 0           | B9                        | B <sup>^</sup> 7  | D12             | D <sup>^</sup> 6 |
| 13         | 0           | B10                       | B <sup>^</sup> 8  | D10             | D <sup>^</sup> 5 |
| 14         | 0           | B12                       | B <sup>^</sup> 9  | D8              | D <sup>^</sup> 4 |
| 15         | 0           | B13                       | B <sup>^</sup> 10 | D6              | D <sup>^</sup> 3 |
| 16         | 0           | B14                       | B <sup>^</sup> 11 | D4              | D <sup>^</sup> 2 |
| 17         | -           | NC <sup>2</sup>           | -                 | I <sup>2</sup>  | -                |
| 18         | 0           | GND (Bank 0) <sup>1</sup> | -                 | NC <sup>1</sup> | -                |
| 19         | 0           | VCCO (Bank 0)             | -                 | VCCO (Bank 0)   | -                |
| 20         | 0           | NC <sup>2</sup>           | -                 | I <sup>2</sup>  | -                |
| 21         | 0           | C14                       | C <sup>^</sup> 11 | E2              | E <sup>^</sup> 1 |
| 22         | 0           | C13                       | C <sup>^</sup> 10 | E4              | E <sup>^</sup> 2 |
| 23         | 0           | C12                       | C <sup>^</sup> 9  | E6              | E <sup>^</sup> 3 |
| 24         | 0           | C10                       | C <sup>^</sup> 8  | E8              | E <sup>^</sup> 4 |
| 25         | 0           | C9                        | C <sup>^</sup> 7  | E10             | E <sup>^</sup> 5 |
| 26         | 0           | C8                        | C <sup>^</sup> 6  | E12             | E <sup>^</sup> 6 |
| 27         | 0           | GND (Bank 0)              | -                 | GND (Bank 0)    | -                |
| 28         | 0           | C6                        | C <sup>^</sup> 5  | F2              | F <sup>^</sup> 1 |
| 29         | 0           | C5                        | C <sup>^</sup> 4  | F4              | F <sup>^</sup> 2 |
| 30         | 0           | C4                        | C <sup>^</sup> 3  | F6              | F <sup>^</sup> 3 |
| 31         | 0           | C2                        | C <sup>^</sup> 2  | F8              | F <sup>^</sup> 4 |
| 32         | 0           | C1                        | C <sup>^</sup> 1  | F10             | F <sup>^</sup> 5 |
| 33         | 0           | C0                        | C <sup>^</sup> 0  | F12             | F <sup>^</sup> 6 |
| 34         | 0           | VCCO (Bank 0)             | -                 | VCCO (Bank 0)   | -                |
| 35         | -           | TCK                       | -                 | TCK             | -                |
| 36         | -           | VCC                       | -                 | VCC             | -                |
| 37         | -           | GND                       | -                 | GND             | -                |
| 38         | 0           | NC <sup>2</sup>           | -                 | I <sup>2</sup>  | -                |
| 39         | 0           | D14                       | D <sup>^</sup> 11 | G12             | G <sup>^</sup> 6 |
| 40         | 0           | D13                       | D <sup>^</sup> 10 | G10             | G <sup>^</sup> 5 |
| 41         | 0           | D12                       | D <sup>^</sup> 9  | G8              | G <sup>^</sup> 4 |
| 42         | 0           | D10                       | D <sup>^</sup> 8  | G6              | G <sup>^</sup> 3 |

**ispMACH 4256V/B/C/Z, 4384V/B/C, 4512V/B/C, Logic Signal Connections:  
176-Pin TQFP (Cont.)**

| Pin Number | Bank Number | ispMACH 4256V/B/C/Z |                  | ispMACH 4384V/B/C |                  | ispMACH 4512V/B/C |                  |
|------------|-------------|---------------------|------------------|-------------------|------------------|-------------------|------------------|
|            |             | GLB/MC/Pad          | ORP              | GLB/MC/Pad        | ORP              | GLB/MC/Pad        | ORP              |
| 19         | 0           | D4                  | D <sup>^</sup> 2 | E4                | E <sup>^</sup> 2 | G4                | G <sup>^</sup> 2 |
| 20         | 0           | D2                  | D <sup>^</sup> 1 | E2                | E <sup>^</sup> 1 | G2                | G <sup>^</sup> 1 |
| 21         | 0           | D0                  | D <sup>^</sup> 0 | E0                | E <sup>^</sup> 0 | G0                | G <sup>^</sup> 0 |
| 22         | 0           | VCCO (Bank 0)       | -                | VCCO (Bank 0)     | -                | VCCO (Bank 0)     | -                |
| 23         | 0           | E0                  | E <sup>^</sup> 0 | H0                | H <sup>^</sup> 0 | J0                | J <sup>^</sup> 0 |
| 24         | 0           | E2                  | E <sup>^</sup> 1 | H2                | H <sup>^</sup> 1 | J2                | J <sup>^</sup> 1 |
| 25         | 0           | E4                  | E <sup>^</sup> 2 | H4                | H <sup>^</sup> 2 | J4                | J <sup>^</sup> 2 |
| 26         | 0           | E6                  | E <sup>^</sup> 3 | H6                | H <sup>^</sup> 3 | J6                | J <sup>^</sup> 3 |
| 27         | 0           | E8                  | E <sup>^</sup> 4 | H8                | H <sup>^</sup> 4 | J8                | J <sup>^</sup> 4 |
| 28         | 0           | E10                 | E <sup>^</sup> 5 | H10               | H <sup>^</sup> 5 | J10               | J <sup>^</sup> 5 |
| 29         | 0           | E12                 | E <sup>^</sup> 6 | H12               | H <sup>^</sup> 6 | J12               | J <sup>^</sup> 6 |
| 30         | 0           | E14                 | E <sup>^</sup> 7 | H14               | H <sup>^</sup> 7 | J14               | J <sup>^</sup> 7 |
| 31         | 0           | GND (Bank 0)        | -                | GND (Bank 0)      | -                | GND (Bank 0)      | -                |
| 32         | 0           | F0                  | F <sup>^</sup> 0 | J0                | J <sup>^</sup> 0 | N0                | N <sup>^</sup> 0 |
| 33         | 0           | F2                  | F <sup>^</sup> 1 | J2                | J <sup>^</sup> 1 | N2                | N <sup>^</sup> 1 |
| 34         | 0           | F4                  | F <sup>^</sup> 2 | J4                | J <sup>^</sup> 2 | N4                | N <sup>^</sup> 2 |
| 35         | 0           | F6                  | F <sup>^</sup> 3 | J6                | J <sup>^</sup> 3 | N6                | N <sup>^</sup> 3 |
| 36         | 0           | F8                  | F <sup>^</sup> 4 | J8                | J <sup>^</sup> 4 | N8                | N <sup>^</sup> 4 |
| 37         | 0           | F10                 | F <sup>^</sup> 5 | J10               | J <sup>^</sup> 5 | N10               | N <sup>^</sup> 5 |
| 38         | 0           | F12                 | F <sup>^</sup> 6 | J12               | J <sup>^</sup> 6 | N12               | N <sup>^</sup> 6 |
| 39         | 0           | F14                 | F <sup>^</sup> 7 | J14               | J <sup>^</sup> 7 | N14               | N <sup>^</sup> 7 |
| 40         | 0           | VCCO (Bank 0)       | -                | VCCO (Bank 0)     | -                | VCCO (Bank 0)     | -                |
| 41         | -           | TCK                 | -                | TCK               | -                | TCK               | -                |
| 42         | -           | VCC                 | -                | VCC               | -                | VCC               | -                |
| 43         | -           | NC                  | -                | NC                | -                | NC                | -                |
| 44         | -           | NC                  | -                | NC                | -                | NC                | -                |
| 45         | -           | NC                  | -                | NC                | -                | NC                | -                |
| 46         | -           | GND                 | -                | GND (Bank 0)      | -                | GND               | -                |
| 47         | 0           | G14                 | G <sup>^</sup> 7 | K14               | K <sup>^</sup> 7 | O14               | O <sup>^</sup> 7 |
| 48         | 0           | G12                 | G <sup>^</sup> 6 | K12               | K <sup>^</sup> 6 | O12               | O <sup>^</sup> 6 |
| 49         | 0           | G10                 | G <sup>^</sup> 5 | K10               | K <sup>^</sup> 5 | O10               | O <sup>^</sup> 5 |
| 50         | 0           | G8                  | G <sup>^</sup> 4 | K8                | K <sup>^</sup> 4 | O8                | O <sup>^</sup> 4 |
| 51         | 0           | G6                  | G <sup>^</sup> 3 | K6                | K <sup>^</sup> 3 | O6                | O <sup>^</sup> 3 |
| 52         | 0           | G4                  | G <sup>^</sup> 2 | K4                | K <sup>^</sup> 2 | O4                | O <sup>^</sup> 2 |
| 53         | 0           | G2                  | G <sup>^</sup> 1 | K2                | K <sup>^</sup> 1 | O2                | O <sup>^</sup> 1 |
| 54         | 0           | G0                  | G <sup>^</sup> 0 | K0                | K <sup>^</sup> 0 | O0                | O <sup>^</sup> 0 |
| 55         | 0           | GND (Bank 0)        | -                | GND (Bank 0)      | -                | GND (Bank 0)      | -                |
| 56         | 0           | VCCO (Bank 0)       | -                | VCCO (Bank 0)     | -                | VCCO (Bank 0)     | -                |
| 57         | 0           | H14                 | H <sup>^</sup> 7 | L14               | L <sup>^</sup> 7 | P14               | P <sup>^</sup> 7 |
| 58         | 0           | H12                 | H <sup>^</sup> 6 | L12               | L <sup>^</sup> 6 | P12               | P <sup>^</sup> 6 |
| 59         | 0           | H10                 | H <sup>^</sup> 5 | L10               | L <sup>^</sup> 5 | P10               | P <sup>^</sup> 5 |

**ispMACH 4256V/B/C/Z, 4384V/B/C, 4512V/B/C, Logic Signal Connections:  
176-Pin TQFP (Cont.)**

| Pin Number | Bank Number | ispMACH 4256V/B/C/Z |                | ispMACH 4384V/B/C |                | ispMACH 4512V/B/C |                 |
|------------|-------------|---------------------|----------------|-------------------|----------------|-------------------|-----------------|
|            |             | GLB/MC/Pad          | ORP            | GLB/MC/Pad        | ORP            | GLB/MC/Pad        | ORP             |
| 60         | 0           | H8                  | H <sup>4</sup> | L8                | L <sup>4</sup> | P8                | P <sup>4</sup>  |
| 61         | 0           | H6                  | H <sup>3</sup> | L6                | L <sup>3</sup> | P6                | P <sup>3</sup>  |
| 62         | 0           | H4                  | H <sup>2</sup> | L4                | L <sup>2</sup> | P4                | P <sup>2</sup>  |
| 63         | 0           | H2                  | H <sup>1</sup> | L2                | L <sup>1</sup> | P2                | P <sup>1</sup>  |
| 64         | 0           | H0                  | H <sup>0</sup> | L0                | L <sup>0</sup> | P0                | P <sup>0</sup>  |
| 65         | -           | GND                 | -              | GND               | -              | GND               | -               |
| 66         | 0           | CLK1/I              | -              | CLK1/I            | -              | CLK1/I            | -               |
| 67         | 1           | GND (Bank 1)        | -              | GND (Bank 1)      | -              | GND (Bank 1)      | -               |
| 68         | 1           | CLK2/I              | -              | CLK2/I            | -              | CLK2/I            | -               |
| 69         | -           | VCC                 | -              | VCC               | -              | VCC               | -               |
| 70         | 1           | I0                  | I <sup>0</sup> | M0                | M <sup>0</sup> | AX0               | AX <sup>0</sup> |
| 71         | 1           | I2                  | I <sup>1</sup> | M2                | M <sup>1</sup> | AX2               | AX <sup>1</sup> |
| 72         | 1           | I4                  | I <sup>2</sup> | M4                | M <sup>2</sup> | AX4               | AX <sup>2</sup> |
| 73         | 1           | I6                  | I <sup>3</sup> | M6                | M <sup>3</sup> | AX6               | AX <sup>3</sup> |
| 74         | 1           | I8                  | I <sup>4</sup> | M8                | M <sup>4</sup> | AX8               | AX <sup>4</sup> |
| 75         | 1           | I10                 | I <sup>5</sup> | M10               | M <sup>5</sup> | AX10              | AX <sup>5</sup> |
| 76         | 1           | I12                 | I <sup>6</sup> | M12               | M <sup>6</sup> | AX12              | AX <sup>6</sup> |
| 77         | 1           | I14                 | I <sup>7</sup> | M14               | M <sup>7</sup> | AX14              | AX <sup>7</sup> |
| 78         | 1           | VCCO (Bank 1)       | -              | VCCO (Bank 1)     | -              | VCCO (Bank 1)     | -               |
| 79         | 1           | GND (Bank 1)        | -              | GND (Bank 1)      | -              | GND (Bank 1)      | -               |
| 80         | 1           | J0                  | J <sup>0</sup> | N0                | N <sup>0</sup> | BX0               | BX <sup>0</sup> |
| 81         | 1           | J2                  | J <sup>1</sup> | N2                | N <sup>1</sup> | BX2               | BX <sup>1</sup> |
| 82         | 1           | J4                  | J <sup>2</sup> | N4                | N <sup>2</sup> | BX4               | BX <sup>2</sup> |
| 83         | 1           | J6                  | J <sup>3</sup> | N6                | N <sup>3</sup> | BX6               | BX <sup>3</sup> |
| 84         | 1           | J8                  | J <sup>4</sup> | N8                | N <sup>4</sup> | BX8               | BX <sup>4</sup> |
| 85         | 1           | J10                 | J <sup>5</sup> | N10               | N <sup>5</sup> | BX10              | BX <sup>5</sup> |
| 86         | 1           | J12                 | J <sup>6</sup> | N12               | N <sup>6</sup> | BX12              | BX <sup>6</sup> |
| 87         | 1           | J14                 | J <sup>7</sup> | N14               | N <sup>7</sup> | BX14              | BX <sup>7</sup> |
| 88         | -           | VCC                 | -              | VCC               | -              | VCC               | -               |
| 89         | -           | NC                  | -              | NC                | -              | NC                | -               |
| 90         | -           | GND                 | -              | GND               | -              | GND               | -               |
| 91         | -           | TMS                 | -              | TMS               | -              | TMS               | -               |
| 92         | 1           | VCCO (Bank 1)       | -              | VCCO (Bank 1)     | -              | VCCO (Bank 1)     | -               |
| 93         | 1           | K14                 | K <sup>7</sup> | O14               | O <sup>7</sup> | CX14              | CX <sup>7</sup> |
| 94         | 1           | K12                 | K <sup>6</sup> | O12               | O <sup>6</sup> | CX12              | CX <sup>6</sup> |
| 95         | 1           | K10                 | K <sup>5</sup> | O10               | O <sup>5</sup> | CX10              | CX <sup>5</sup> |
| 96         | 1           | K8                  | K <sup>4</sup> | O8                | O <sup>4</sup> | CX8               | CX <sup>4</sup> |
| 97         | 1           | K6                  | K <sup>3</sup> | O6                | O <sup>3</sup> | CX6               | CX <sup>3</sup> |
| 98         | 1           | K4                  | K <sup>2</sup> | O4                | O <sup>2</sup> | CX4               | CX <sup>2</sup> |
| 99         | 1           | K2                  | K <sup>1</sup> | O2                | O <sup>1</sup> | CX2               | CX <sup>1</sup> |
| 100        | 1           | K0                  | K <sup>0</sup> | O0                | O <sup>0</sup> | CX0               | CX <sup>0</sup> |

**ispMACH 4256V/B/C, 4384V/B/C, 4512V/B/C Logic Signal Connections:  
256-Ball ftBGA/fpBGA**

| Ball Number | I/O Bank | ispMACH 4256V/B/C<br>128-I/O |                | ispMACH 4256V/B/C<br>160-I/O |                | ispMACH 4384V/B/C |                | ispMACH 4512V/B/C |                |
|-------------|----------|------------------------------|----------------|------------------------------|----------------|-------------------|----------------|-------------------|----------------|
|             |          | GLB/MC/Pad                   | ORP            | GLB/MC/Pad                   | ORP            | GLB/MC/Pad        | ORP            | GLB/MC/Pad        | ORP            |
| -           | -        | -                            | -              | -                            | -              | VCC               | -              | VCC               | -              |
| -           | -        | GND                          | -              | GND                          | -              | GND               | -              | GND               | -              |
| C3          | -        | TDI                          | -              | TDI                          | -              | TDI               | -              | TDI               | -              |
| -           | 0        | VCCO (Bank 0)                | -              | VCCO (Bank 0)                | -              | VCCO (Bank 0)     | -              | VCCO (Bank 0)     | -              |
| B1          | 0        | C14                          | C <sup>7</sup> | C14                          | C <sup>9</sup> | C14               | C <sup>7</sup> | C14               | C <sup>7</sup> |
| F5          | 0        | C12                          | C <sup>6</sup> | C12                          | C <sup>8</sup> | C12               | C <sup>6</sup> | C12               | C <sup>6</sup> |
| D3          | 0        | C10                          | C <sup>5</sup> | C10                          | C <sup>7</sup> | C10               | C <sup>5</sup> | C10               | C <sup>5</sup> |
| C1          | 0        | C8                           | C <sup>4</sup> | C9                           | C <sup>6</sup> | C8                | C <sup>4</sup> | C8                | C <sup>4</sup> |
| C2          | 0        | C6                           | C <sup>3</sup> | C8                           | C <sup>5</sup> | C6                | C <sup>3</sup> | C6                | C <sup>3</sup> |
| E3          | 0        | C4                           | C <sup>2</sup> | C6                           | C <sup>4</sup> | C4                | C <sup>2</sup> | C4                | C <sup>2</sup> |
| D2          | 0        | C2                           | C <sup>1</sup> | C4                           | C <sup>3</sup> | C2                | C <sup>1</sup> | C2                | C <sup>1</sup> |
| F6          | 0        | C0                           | C <sup>0</sup> | C2                           | C <sup>2</sup> | C0                | C <sup>0</sup> | C0                | C <sup>0</sup> |
| D1          | 0        | NC                           | -              | C1                           | C <sup>1</sup> | F6                | F <sup>3</sup> | H0                | H <sup>0</sup> |
| E2          | 0        | NC                           | -              | C0                           | C <sup>0</sup> | F4                | F <sup>2</sup> | H4                | H <sup>1</sup> |
| E4          | 0        | NC                           | -              | NC                           | -              | D6                | D <sup>3</sup> | F4                | F <sup>2</sup> |
| G5          | 0        | NC                           | -              | NC                           | -              | D4                | D <sup>2</sup> | F6                | F <sup>3</sup> |
| E1          | 0        | NC                           | -              | NC                           | -              | NC                | -              | F8                | F <sup>4</sup> |
| -           | 0        | -                            | -              | VCCO (Bank 0)                | -              | VCCO (Bank 0)     | -              | VCCO (Bank 0)     | -              |
| -           | 0        | GND (Bank 0)                 | -              | GND (Bank 0)                 | -              | GND (Bank 0)      | -              | GND (Bank 0)      | -              |
| F2          | 0        | NC                           | -              | NC                           | -              | NC                | -              | F10               | F <sup>5</sup> |
| F1          | 0        | NC                           | -              | NC                           | -              | D2                | D <sup>1</sup> | F12               | F <sup>6</sup> |
| G1          | 0        | NC                           | -              | NC                           | -              | D0                | D <sup>0</sup> | F14               | F <sup>7</sup> |
| G6          | 0        | NC                           | -              | D14                          | D <sup>9</sup> | F2                | F <sup>1</sup> | H8                | H <sup>2</sup> |
| G4          | 0        | NC                           | -              | D12                          | D <sup>8</sup> | F0                | F <sup>0</sup> | H12               | H <sup>3</sup> |
| H6          | 0        | D14                          | D <sup>7</sup> | D10                          | D <sup>7</sup> | E14               | E <sup>7</sup> | G14               | G <sup>7</sup> |
| G3          | 0        | D12                          | D <sup>6</sup> | D9                           | D <sup>6</sup> | E12               | E <sup>6</sup> | G12               | G <sup>6</sup> |
| H5          | 0        | D10                          | D <sup>5</sup> | D8                           | D <sup>5</sup> | E10               | E <sup>5</sup> | G10               | G <sup>5</sup> |
| G2          | 0        | D8                           | D <sup>4</sup> | D6                           | D <sup>4</sup> | E8                | E <sup>4</sup> | G8                | G <sup>4</sup> |
| H1          | 0        | D6                           | D <sup>3</sup> | D4                           | D <sup>3</sup> | E6                | E <sup>3</sup> | G6                | G <sup>3</sup> |
| H2          | 0        | D4                           | D <sup>2</sup> | D2                           | D <sup>2</sup> | E4                | E <sup>2</sup> | G4                | G <sup>2</sup> |
| H3          | 0        | D2                           | D <sup>1</sup> | D1                           | D <sup>1</sup> | E2                | E <sup>1</sup> | G2                | G <sup>1</sup> |
| H4          | 0        | D0                           | D <sup>0</sup> | D0                           | D <sup>0</sup> | E0                | E <sup>0</sup> | G0                | G <sup>0</sup> |
| -           | 0        | VCCO (Bank 0)                | -              | VCCO (Bank 0)                | -              | VCCO (Bank 0)     | -              | VCCO (Bank 0)     | -              |
| -           | 0        | -                            | -              | GND (Bank 0)                 | -              | GND (Bank 0)      | -              | GND (Bank 0)      | -              |
| J4          | 0        | E0                           | E <sup>0</sup> | E0                           | E <sup>0</sup> | H0                | H <sup>0</sup> | J0                | J <sup>0</sup> |
| J3          | 0        | E2                           | E <sup>1</sup> | E1                           | E <sup>1</sup> | H2                | H <sup>1</sup> | J2                | J <sup>1</sup> |
| J2          | 0        | E4                           | E <sup>2</sup> | E2                           | E <sup>2</sup> | H4                | H <sup>2</sup> | J4                | J <sup>2</sup> |
| J1          | 0        | E6                           | E <sup>3</sup> | E4                           | E <sup>3</sup> | H6                | H <sup>3</sup> | J6                | J <sup>3</sup> |
| K1          | 0        | E8                           | E <sup>4</sup> | E6                           | E <sup>4</sup> | H8                | H <sup>4</sup> | J8                | J <sup>4</sup> |
| J5          | 0        | E10                          | E <sup>5</sup> | E8                           | E <sup>5</sup> | H10               | H <sup>5</sup> | J10               | J <sup>5</sup> |
| K2          | 0        | E12                          | E <sup>6</sup> | E9                           | E <sup>6</sup> | H12               | H <sup>6</sup> | J12               | J <sup>6</sup> |

**ispMACH 4256V/B/C, 4384V/B/C, 4512V/B/C Logic Signal Connections:  
256-Ball ftBGA/fpBGA (Cont.)**

| Ball Number | I/O Bank | ispMACH 4256V/B/C<br>128-I/O |                | ispMACH 4256V/B/C<br>160-I/O |                | ispMACH 4384V/B/C |                 | ispMACH 4512V/B/C |                 |
|-------------|----------|------------------------------|----------------|------------------------------|----------------|-------------------|-----------------|-------------------|-----------------|
|             |          | GLB/MC/Pad                   | ORP            | GLB/MC/Pad                   | ORP            | GLB/MC/Pad        | ORP             | GLB/MC/Pad        | ORP             |
| R14         | 1        | J10                          | J <sup>5</sup> | J10                          | J <sup>7</sup> | N10               | N <sup>5</sup>  | BX10              | BX <sup>5</sup> |
| P13         | 1        | J12                          | J <sup>6</sup> | J12                          | J <sup>8</sup> | N12               | N <sup>6</sup>  | BX12              | BX <sup>6</sup> |
| N13         | 1        | J14                          | J <sup>7</sup> | J14                          | J <sup>9</sup> | N14               | N <sup>7</sup>  | BX14              | BX <sup>7</sup> |
| M12         | 1        | NC                           | -              | NC                           | -              | P4                | P <sup>2</sup>  | FX0               | FX <sup>0</sup> |
| T15         | 1        | NC                           | -              | NC                           | -              | P6                | P <sup>3</sup>  | FX2               | FX <sup>1</sup> |
| -           | -        | VCC                          | -              | VCC                          | -              | VCC               | -               | VCC               | -               |
| -           | -        | GND                          | -              | GND                          | -              | GND               | -               | GND               | -               |
| -           | 1        | -                            | -              | GND (Bank 1)                 | -              | GND (Bank 1)      | -               | GND (Bank 1)      | -               |
| P14         | -        | TMS                          | -              | TMS                          | -              | TMS               | -               | TMS               | -               |
| -           | 1        | VCCO (Bank 1)                | -              | VCCO (Bank 1)                | -              | VCCO (Bank 1)     | -               | VCCO (Bank 1)     | -               |
| L12         | 1        | NC                           | -              | NC                           | -              | NC                | -               | FX4               | FX <sup>2</sup> |
| R16         | 1        | NC                           | -              | NC                           | -              | P8                | P <sup>4</sup>  | FX6               | FX <sup>3</sup> |
| N14         | 1        | NC                           | -              | NC                           | -              | P10               | P <sup>5</sup>  | FX8               | FX <sup>4</sup> |
| P15         | 1        | K14                          | K <sup>7</sup> | K14                          | K <sup>9</sup> | O14               | O <sup>7</sup>  | CX14              | CX <sup>7</sup> |
| L11         | 1        | K12                          | K <sup>6</sup> | K12                          | K <sup>8</sup> | O12               | O <sup>6</sup>  | CX12              | CX <sup>6</sup> |
| P16         | 1        | K10                          | K <sup>5</sup> | K10                          | K <sup>7</sup> | O10               | O <sup>5</sup>  | CX10              | CX <sup>5</sup> |
| K11         | 1        | K8                           | K <sup>4</sup> | K9                           | K <sup>6</sup> | O8                | O <sup>4</sup>  | CX8               | CX <sup>4</sup> |
| M14         | 1        | K6                           | K <sup>3</sup> | K8                           | K <sup>5</sup> | O6                | O <sup>3</sup>  | CX6               | CX <sup>3</sup> |
| K12         | 1        | K4                           | K <sup>2</sup> | K6                           | K <sup>4</sup> | O4                | O <sup>2</sup>  | CX4               | CX <sup>2</sup> |
| N15         | 1        | K2                           | K <sup>1</sup> | K4                           | K <sup>3</sup> | O2                | O <sup>1</sup>  | CX2               | CX <sup>1</sup> |
| N16         | 1        | K0                           | K <sup>0</sup> | K2                           | K <sup>2</sup> | O0                | O <sup>0</sup>  | CX0               | CX <sup>0</sup> |
| M15         | 1        | NC                           | -              | K1                           | K <sup>1</sup> | BX6               | BX <sup>3</sup> | HX0               | HX <sup>0</sup> |
| M13         | 1        | NC                           | -              | K0                           | K <sup>0</sup> | BX4               | BX <sup>2</sup> | HX4               | HX <sup>1</sup> |
| -           | 1        | -                            | -              | VCCO (Bank 1)                | -              | VCCO (Bank 1)     | -               | VCCO (Bank 1)     | -               |
| -           | 1        | GND (Bank 1)                 | -              | GND (Bank 1)                 | -              | GND (Bank 1)      | -               | GND (Bank 1)      | -               |
| M16         | 1        | NC                           | -              | NC                           | -              | NC                | -               | FX10              | FX <sup>5</sup> |
| L15         | 1        | NC                           | -              | NC                           | -              | P12               | P <sup>6</sup>  | FX12              | FX <sup>6</sup> |
| L16         | 1        | NC                           | -              | NC                           | -              | P14               | P <sup>7</sup>  | FX14              | FX <sup>7</sup> |
| J11         | 1        | NC                           | -              | L14                          | L <sup>9</sup> | BX2               | BX <sup>1</sup> | HX8               | HX <sup>2</sup> |
| K15         | 1        | NC                           | -              | L12                          | L <sup>8</sup> | BX0               | BX <sup>0</sup> | HX12              | HX <sup>3</sup> |
| J12         | 1        | L14                          | L <sup>7</sup> | L10                          | L <sup>7</sup> | AX14              | AX <sup>7</sup> | GX14              | GX <sup>7</sup> |
| K13         | 1        | L12                          | L <sup>6</sup> | L9                           | L <sup>6</sup> | AX12              | AX <sup>6</sup> | GX12              | GX <sup>6</sup> |
| K14         | 1        | L10                          | L <sup>5</sup> | L8                           | L <sup>5</sup> | AX10              | AX <sup>5</sup> | GX10              | GX <sup>5</sup> |
| K16         | 1        | L8                           | L <sup>4</sup> | L6                           | L <sup>4</sup> | AX8               | AX <sup>4</sup> | GX8               | GX <sup>4</sup> |
| J16         | 1        | L6                           | L <sup>3</sup> | L4                           | L <sup>3</sup> | AX6               | AX <sup>3</sup> | GX6               | GX <sup>3</sup> |
| J15         | 1        | L4                           | L <sup>2</sup> | L2                           | L <sup>2</sup> | AX4               | AX <sup>2</sup> | GX4               | GX <sup>2</sup> |
| H16         | 1        | L2                           | L <sup>1</sup> | L1                           | L <sup>1</sup> | AX2               | AX <sup>1</sup> | GX2               | GX <sup>1</sup> |
| J13         | 1        | L0                           | L <sup>0</sup> | L0                           | L <sup>0</sup> | AX0               | AX <sup>0</sup> | GX0               | GX <sup>0</sup> |
| -           | 1        | VCCO (Bank 1)                | -              | VCCO (Bank 1)                | -              | VCCO (Bank 1)     | -               | VCCO (Bank 1)     | -               |
| -           | 1        | -                            | -              | GND (Bank 1)                 | -              | GND (Bank 1)      | -               | GND (Bank 1)      | -               |
| J14         | 1        | M0                           | M <sup>0</sup> | M0                           | M <sup>0</sup> | DX0               | DX <sup>0</sup> | JX0               | JX <sup>0</sup> |

**ispMACH 4256V/B/C, 4384V/B/C, 4512V/B/C Logic Signal Connections:  
256-Ball ftBGA/fpBGA (Cont.)**

| Ball Number | I/O Bank | ispMACH 4256V/B/C<br>128-I/O |                | ispMACH 4256V/B/C<br>160-I/O |                | ispMACH 4384V/B/C |                 | ispMACH 4512V/B/C |                 |
|-------------|----------|------------------------------|----------------|------------------------------|----------------|-------------------|-----------------|-------------------|-----------------|
|             |          | GLB/MC/Pad                   | ORP            | GLB/MC/Pad                   | ORP            | GLB/MC/Pad        | ORP             | GLB/MC/Pad        | ORP             |
| C12         | 1        | O0                           | O <sup>0</sup> | O2                           | O <sup>2</sup> | GX0               | GX <sup>0</sup> | OX0               | OX <sup>0</sup> |
| E10         | 1        | NC                           | -              | O1                           | O <sup>1</sup> | CX8               | CX <sup>4</sup> | MX0               | MX <sup>0</sup> |
| A13         | 1        | NC                           | -              | O0                           | O <sup>0</sup> | CX10              | CX <sup>5</sup> | MX4               | MX <sup>1</sup> |
| D12         | 1        | NC                           | -              | NC                           | -              | NC                | -               | LX0               | LX <sup>0</sup> |
| -           | 1        | GND (Bank 1)                 | -              | GND (Bank 1)                 | -              | GND (Bank 1)      | -               | GND (Bank 1)      | -               |
| -           | 1        | VCCO (Bank 1)                | -              | VCCO (Bank 1)                | -              | VCCO (Bank 1)     | -               | VCCO (Bank 1)     | -               |
| B12         | 1        | NC                           | -              | NC                           | -              | NC                | -               | LX4               | LX <sup>1</sup> |
| A12         | 1        | NC                           | -              | NC                           | -              | EX2               | EX <sup>1</sup> | LX8               | LX <sup>2</sup> |
| B11         | 1        | NC                           | -              | NC                           | -              | EX0               | EX <sup>0</sup> | LX12              | LX <sup>3</sup> |
| A11         | 1        | NC                           | -              | P14                          | P <sup>9</sup> | CX12              | CX <sup>6</sup> | MX8               | MX <sup>2</sup> |
| D10         | 1        | NC                           | -              | P12                          | P <sup>8</sup> | CX14              | CX <sup>7</sup> | MX12              | MX <sup>3</sup> |
| C10         | 1        | P14                          | P <sup>7</sup> | P10                          | P <sup>7</sup> | HX14              | HX <sup>7</sup> | PX14              | PX <sup>7</sup> |
| B10         | 1        | P12                          | P <sup>6</sup> | P9                           | P <sup>6</sup> | HX12              | HX <sup>6</sup> | PX12              | PX <sup>6</sup> |
| A10         | 1        | P10                          | P <sup>5</sup> | P8                           | P <sup>5</sup> | HX10              | HX <sup>5</sup> | PX10              | PX <sup>5</sup> |
| A9          | 1        | P8                           | P <sup>4</sup> | P6                           | P <sup>4</sup> | HX8               | HX <sup>4</sup> | PX8               | PX <sup>4</sup> |
| F9          | 1        | P6                           | P <sup>3</sup> | P4                           | P <sup>3</sup> | HX6               | HX <sup>3</sup> | PX6               | PX <sup>3</sup> |
| B9          | 1        | P4                           | P <sup>2</sup> | P2                           | P <sup>2</sup> | HX4               | HX <sup>2</sup> | PX4               | PX <sup>2</sup> |
| E9          | 1        | P2/GOE1                      | P <sup>1</sup> | P1/GOE1                      | P <sup>1</sup> | HX2/GOE1          | HX <sup>1</sup> | PX2/GOE1          | PX <sup>1</sup> |
| C9          | 1        | P0                           | P <sup>0</sup> | P0                           | P <sup>0</sup> | HX0               | HX <sup>0</sup> | PX0               | PX <sup>0</sup> |
| -           | -        | GND                          | -              | GND                          | -              | GND               | -               | GND               | -               |
| D9          | 1        | CLK3/I                       | -              | CLK3/I                       | -              | CLK3/I            | -               | CLK3/I            | -               |
| -           | 0        | GND (Bank 0)                 | -              | GND (Bank 0)                 | -              | GND (Bank 0)      | -               | GND (Bank 0)      | -               |
| B8          | 0        | CLK0/I                       | -              | CLK0/I                       | -              | CLK0/I            | -               | CLK0/I            | -               |
| -           | -        | VCC                          | -              | VCC                          | -              | VCC               | -               | VCC               | -               |
| D8          | 0        | A0                           | A <sup>0</sup> | A0                           | A <sup>0</sup> | A0                | A <sup>0</sup>  | A0                | A <sup>0</sup>  |
| C8          | 0        | A2/GOE0                      | A <sup>1</sup> | A1/GOE0                      | A <sup>1</sup> | A2/GOE0           | A <sup>1</sup>  | A2/GOE0           | A <sup>1</sup>  |
| A8          | 0        | A4                           | A <sup>2</sup> | A2                           | A <sup>2</sup> | A4                | A <sup>2</sup>  | A4                | A <sup>2</sup>  |
| A7          | 0        | A6                           | A <sup>3</sup> | A4                           | A <sup>3</sup> | A6                | A <sup>3</sup>  | A6                | A <sup>3</sup>  |
| B7          | 0        | A8                           | A <sup>4</sup> | A6                           | A <sup>4</sup> | A8                | A <sup>4</sup>  | A8                | A <sup>4</sup>  |
| E8          | 0        | A10                          | A <sup>5</sup> | A8                           | A <sup>5</sup> | A10               | A <sup>5</sup>  | A10               | A <sup>5</sup>  |
| D7          | 0        | A12                          | A <sup>6</sup> | A9                           | A <sup>6</sup> | A12               | A <sup>6</sup>  | A12               | A <sup>6</sup>  |
| F8          | 0        | A14                          | A <sup>7</sup> | A10                          | A <sup>7</sup> | A14               | A <sup>7</sup>  | A14               | A <sup>7</sup>  |
| C7          | 0        | NC                           | -              | A12                          | A <sup>8</sup> | F14               | F <sup>7</sup>  | D0                | D <sup>0</sup>  |
| A6          | 0        | NC                           | -              | A14                          | A <sup>9</sup> | F12               | F <sup>6</sup>  | D4                | D <sup>1</sup>  |
| B6          | 0        | NC                           | -              | NC                           | -              | D14               | D <sup>7</sup>  | E0                | E <sup>0</sup>  |
| A5          | 0        | NC                           | -              | NC                           | -              | D12               | D <sup>6</sup>  | E4                | E <sup>1</sup>  |
| B5          | 0        | NC                           | -              | NC                           | -              | NC                | -               | E8                | E <sup>2</sup>  |
| -           | 0        | VCCO (Bank 0)                | -              | VCCO (Bank 0)                | -              | VCCO (Bank 0)     | -               | VCCO (Bank 0)     | -               |
| -           | 0        | GND (Bank 0)                 | -              | GND (Bank 0)                 | -              | GND (Bank 0)      | -               | GND (Bank 0)      | -               |
| D5          | 0        | NC                           | -              | NC                           | -              | NC                | -               | E12               | E <sup>3</sup>  |
| A4          | 0        | NC                           | -              | B0                           | B <sup>0</sup> | F10               | F <sup>5</sup>  | D8                | D <sup>2</sup>  |

## ispMACH 4000B (2.5V) Industrial Devices (Cont.)

| Family  | Part Number                  | Macrocells | Voltage | t <sub>PD</sub> | Package | Pin/Ball Count | I/O | Grade |
|---------|------------------------------|------------|---------|-----------------|---------|----------------|-----|-------|
| LC4384B | LC4384B-5FT256I              | 384        | 2.5     | 5               | ftBGA   | 256            | 192 | I     |
|         | LC4384B-75FT256I             | 384        | 2.5     | 7.5             | ftBGA   | 256            | 192 | I     |
|         | LC4384B-10FT256I             | 384        | 2.5     | 10              | ftBGA   | 256            | 192 | I     |
|         | LC4384B-5F256I <sup>1</sup>  | 384        | 2.5     | 5               | fpBGA   | 256            | 192 | I     |
|         | LC4384B-75F256I <sup>1</sup> | 384        | 2.5     | 7.5             | fpBGA   | 256            | 192 | I     |
|         | LC4384B-10F256I <sup>1</sup> | 384        | 2.5     | 10              | fpBGA   | 256            | 192 | I     |
|         | LC4384B-5T176I               | 384        | 2.5     | 5               | TQFP    | 176            | 128 | I     |
|         | LC4384B-75T176I              | 384        | 2.5     | 7.5             | TQFP    | 176            | 128 | I     |
|         | LC4384B-10T176I              | 384        | 2.5     | 10              | TQFP    | 176            | 128 | I     |
| LC4512B | LC4512B-5FT256I              | 512        | 2.5     | 5               | ftBGA   | 256            | 208 | I     |
|         | LC4512B-75FT256I             | 512        | 2.5     | 7.5             | ftBGA   | 256            | 208 | I     |
|         | LC4512B-10FT256I             | 512        | 2.5     | 10              | ftBGA   | 256            | 208 | I     |
|         | LC4512B-5F256I <sup>1</sup>  | 512        | 2.5     | 5               | fpBGA   | 256            | 208 | I     |
|         | LC4512B-75F256I <sup>1</sup> | 512        | 2.5     | 7.5             | fpBGA   | 256            | 208 | I     |
|         | LC4512B-10F256I <sup>1</sup> | 512        | 2.5     | 10              | fpBGA   | 256            | 208 | I     |
|         | LC4512B-5T176I               | 512        | 2.5     | 5               | TQFP    | 176            | 128 | I     |
|         | LC4512B-75T176I              | 512        | 2.5     | 7.5             | TQFP    | 176            | 128 | I     |
|         | LC4512B-10T176I              | 512        | 2.5     | 10              | TQFP    | 176            | 128 | I     |

1. Use ftBGA package. fpBGA package devices have been discontinued via PCN#14A-07.

## ispMACH 4000V (3.3V) Commercial Devices

| Device  | Part Number     | Macrocells | Voltage | t <sub>PD</sub> | Package | Pin/Ball Count | I/O | Grade |
|---------|-----------------|------------|---------|-----------------|---------|----------------|-----|-------|
| LC4032V | LC4032V-25T48C  | 32         | 3.3     | 2.5             | TQFP    | 48             | 32  | C     |
|         | LC4032V-5T48C   | 32         | 3.3     | 5               | TQFP    | 48             | 32  | C     |
|         | LC4032V-75T48C  | 32         | 3.3     | 7.5             | TQFP    | 48             | 32  | C     |
|         | LC4032V-25T44C  | 32         | 3.3     | 2.5             | TQFP    | 44             | 30  | C     |
|         | LC4032V-5T44C   | 32         | 3.3     | 5               | TQFP    | 44             | 30  | C     |
|         | LC4032V-75T44C  | 32         | 3.3     | 7.5             | TQFP    | 44             | 30  | C     |
| LC4064V | LC4064V-25T100C | 64         | 3.3     | 2.5             | TQFP    | 100            | 64  | C     |
|         | LC4064V-5T100C  | 64         | 3.3     | 5               | TQFP    | 100            | 64  | C     |
|         | LC4064V-75T100C | 64         | 3.3     | 7.5             | TQFP    | 100            | 64  | C     |
|         | LC4064V-25T48C  | 64         | 3.3     | 2.5             | TQFP    | 48             | 32  | C     |
|         | LC4064V-5T48C   | 64         | 3.3     | 5               | TQFP    | 48             | 32  | C     |
|         | LC4064V-75T48C  | 64         | 3.3     | 7.5             | TQFP    | 48             | 32  | C     |
|         | LC4064V-25T44C  | 64         | 3.3     | 2.5             | TQFP    | 44             | 30  | C     |
|         | LC4064V-5T44C   | 64         | 3.3     | 5               | TQFP    | 44             | 30  | C     |
|         | LC4064V-75T44C  | 64         | 3.3     | 7.5             | TQFP    | 44             | 30  | C     |

## ispMACH 4000V (3.3V) Commercial Devices (Cont.)

| Device  | Part Number                   | Macrocells | Voltage | t <sub>PD</sub> | Package | Pin/Ball Count | I/O | Grade |
|---------|-------------------------------|------------|---------|-----------------|---------|----------------|-----|-------|
| LC4128V | LC4128V-27T144C               | 128        | 3.3     | 2.7             | TQFP    | 144            | 96  | C     |
|         | LC4128V-5T144C                | 128        | 3.3     | 5               | TQFP    | 144            | 96  | C     |
|         | LC4128V-75T144C               | 128        | 3.3     | 7.5             | TQFP    | 144            | 96  | C     |
|         | LC4128V-27T128C               | 128        | 3.3     | 2.7             | TQFP    | 128            | 92  | C     |
|         | LC4128V-5T128C                | 128        | 3.3     | 5               | TQFP    | 128            | 92  | C     |
|         | LC4128V-75T128C               | 128        | 3.3     | 7.5             | TQFP    | 128            | 92  | C     |
|         | LC4128V-27T100C               | 128        | 3.3     | 2.7             | TQFP    | 100            | 64  | C     |
|         | LC4128V-5T100C                | 128        | 3.3     | 5               | TQFP    | 100            | 64  | C     |
|         | LC4128V-75T100C               | 128        | 3.3     | 7.5             | TQFP    | 100            | 64  | C     |
| LC4256V | LC4256V-3FT256AC              | 256        | 3.3     | 3               | ftBGA   | 256            | 128 | C     |
|         | LC4256V-5FT256AC              | 256        | 3.3     | 5               | ftBGA   | 256            | 128 | C     |
|         | LC4256V-75FT256AC             | 256        | 3.3     | 7.5             | ftBGA   | 256            | 128 | C     |
|         | LC4256V-3FT256BC              | 256        | 3.3     | 3               | ftBGA   | 256            | 160 | C     |
|         | LC4256V-5FT256BC              | 256        | 3.3     | 5               | ftBGA   | 256            | 160 | C     |
|         | LC4256V-75FT256BC             | 256        | 3.3     | 7.5             | ftBGA   | 256            | 160 | C     |
|         | LC4256V-3F256AC <sup>1</sup>  | 256        | 3.3     | 3               | fpBGA   | 256            | 128 | C     |
|         | LC4256V-5F256AC <sup>1</sup>  | 256        | 3.3     | 5               | fpBGA   | 256            | 128 | C     |
|         | LC4256V-75F256AC <sup>1</sup> | 256        | 3.3     | 7.5             | fpBGA   | 256            | 128 | C     |
|         | LC4256V-3F256BC <sup>1</sup>  | 256        | 3.3     | 3               | fpBGA   | 256            | 160 | C     |
|         | LC4256V-5F256BC <sup>1</sup>  | 256        | 3.3     | 5               | fpBGA   | 256            | 160 | C     |
|         | LC4256V-75F256BC <sup>1</sup> | 256        | 3.3     | 7.5             | fpBGA   | 256            | 160 | C     |
|         | LC4256V-3T176C                | 256        | 3.3     | 3               | TQFP    | 176            | 128 | C     |
|         | LC4256V-5T176C                | 256        | 3.3     | 5               | TQFP    | 176            | 128 | C     |
|         | LC4256V-75T176C               | 256        | 3.3     | 7.5             | TQFP    | 176            | 128 | C     |
|         | LC4256V-3T144C                | 256        | 3.3     | 3               | TQFP    | 144            | 96  | C     |
|         | LC4256V-5T144C                | 256        | 3.3     | 5               | TQFP    | 144            | 96  | C     |
|         | LC4256V-75T144C               | 256        | 3.3     | 7.5             | TQFP    | 144            | 96  | C     |
|         | LC4256V-3T100C                | 256        | 3.3     | 3               | TQFP    | 100            | 64  | C     |
|         | LC4256V-5T100C                | 256        | 3.3     | 5               | TQFP    | 100            | 64  | C     |
|         | LC4256V-75T100C               | 256        | 3.3     | 7.5             | TQFP    | 100            | 64  | C     |
| LC4384V | LC4384V-35FT256C              | 384        | 3.3     | 3.5             | ftBGA   | 256            | 192 | C     |
|         | LC4384V-5FT256C               | 384        | 3.3     | 5               | ftBGA   | 256            | 192 | C     |
|         | LC4384V-75FT256C              | 384        | 3.3     | 7.5             | ftBGA   | 256            | 192 | C     |
|         | LC4384V-35F256C <sup>1</sup>  | 384        | 3.3     | 3.5             | fpBGA   | 256            | 192 | C     |
|         | LC4384V-5F256C <sup>1</sup>   | 384        | 3.3     | 5               | fpBGA   | 256            | 192 | C     |
|         | LC4384V-75F256C <sup>1</sup>  | 384        | 3.3     | 7.5             | fpBGA   | 256            | 192 | C     |
|         | LC4384V-35T176C               | 384        | 3.3     | 3.5             | TQFP    | 176            | 128 | C     |
|         | LC4384V-5T176C                | 384        | 3.3     | 5               | TQFP    | 176            | 128 | C     |
|         | LC4384V-75T176C               | 384        | 3.3     | 7.5             | TQFP    | 176            | 128 | C     |

**ispMACH 4000Z (Zero Power, 1.8V) Lead-Free Industrial Devices (Cont.)**

| Device   | Part Number       | Macrocells | Voltage | t <sub>PD</sub> | Package         | Pin/Ball Count | I/O | Grade |
|----------|-------------------|------------|---------|-----------------|-----------------|----------------|-----|-------|
| LC4064ZC | LC4064ZC-5MN132I  | 64         | 1.8     | 5               | Lead-free csBGA | 132            | 64  | I     |
|          | LC4064ZC-75MN132I | 64         | 1.8     | 7.5             | Lead-free csBGA | 132            | 64  | I     |
|          | LC4064ZC-5TN100I  | 64         | 1.8     | 5               | Lead-free TQFP  | 100            | 64  | I     |
|          | LC4064ZC-75TN100I | 64         | 1.8     | 7.5             | Lead-free TQFP  | 100            | 64  | I     |
|          | LC4064ZC-5MN56I   | 64         | 1.8     | 5               | Lead-free csBGA | 56             | 32  | I     |
|          | LC4064ZC-75MN56I  | 64         | 1.8     | 7.5             | Lead-free csBGA | 56             | 32  | I     |
|          | LC4064ZC-5TN48I   | 64         | 1.8     | 5               | Lead-free TQFP  | 48             | 32  | I     |
|          | LC4064ZC-75TN48I  | 64         | 1.8     | 7.5             | Lead-free TQFP  | 48             | 32  | I     |
| LC4128ZC | LC4128ZC-75MN132I | 128        | 1.8     | 7.5             | Lead-free csBGA | 132            | 96  | I     |
|          | LC4128ZC-75TN100I | 128        | 1.8     | 7.5             | Lead-free TQFP  | 100            | 64  | I     |
| LC4256ZC | LC4256ZC-75TN176I | 256        | 1.8     | 7.5             | Lead-free TQFP  | 176            | 128 | I     |
|          | LC4256ZC-75MN132I | 256        | 1.8     | 7.5             | Lead-free csBGA | 132            | 96  | I     |
|          | LC4256ZC-75TN100I | 256        | 1.8     | 7.5             | Lead-free TQFP  | 100            | 64  | I     |

**ispMACH 4000Z (Zero Power, 1.8V) Lead-Free Extended Temperature Devices**

| Device   | Part Number       | Macrocells | Voltage | t <sub>PD</sub> | Package        | Pin/Ball Count | I/O | Grade |
|----------|-------------------|------------|---------|-----------------|----------------|----------------|-----|-------|
| LC4032ZC | LC4032ZC-75TN48E  | 32         | 1.8     | 7.5             | Lead-free TQFP | 48             | 32  | E     |
| LC4064ZC | LC4064ZC-75TN100E | 64         | 1.8     | 7.5             | Lead-free TQFP | 100            | 64  | E     |
|          | LC4064ZC-75TN48E  | 64         | 1.8     | 7.5             | Lead-free TQFP | 48             | 32  | E     |
| LC4128ZC | LC4128ZC-75TN100E | 128        | 1.8     | 7.5             | Lead-free TQFP | 100            | 64  | E     |
| LC4256ZC | LC4256ZC-75TN176E | 256        | 1.8     | 7.5             | Lead-free TQFP | 176            | 128 | E     |
|          | LC4256ZC-75TN100E | 256        | 1.8     | 7.5             | Lead-free TQFP | 100            | 64  | E     |

**ispMACH 4000C (1.8V) Lead-Free Commercial Devices**

| Device  | Part Number     | Macrocells | Voltage | t <sub>PD</sub> | Package        | Pin/Ball Count | I/O | Grade |
|---------|-----------------|------------|---------|-----------------|----------------|----------------|-----|-------|
| LC4032C | LC4032C-25TN48C | 32         | 1.8     | 2.5             | Lead-free TQFP | 48             | 32  | C     |
|         | LC4032C-5TN48C  | 32         | 1.8     | 5               | Lead-free TQFP | 48             | 32  | C     |
|         | LC4032C-75TN48C | 32         | 1.8     | 7.5             | Lead-free TQFP | 48             | 32  | C     |
|         | LC4032C-25TN44C | 32         | 1.8     | 2.5             | Lead-free TQFP | 44             | 30  | C     |
|         | LC4032C-5TN44C  | 32         | 1.8     | 5               | Lead-free TQFP | 44             | 30  | C     |
|         | LC4032C-75TN44C | 32         | 1.8     | 7.5             | Lead-free TQFP | 44             | 30  | C     |

## ispMACH 4000V (3.3V) Lead-Free Commercial Devices

| Device  | Part Number      | Macrocells | Voltage | t <sub>PD</sub> | Package        | Pin/Ball Count | I/O | Grade |
|---------|------------------|------------|---------|-----------------|----------------|----------------|-----|-------|
| LC4032V | LC4032V-25TN48C  | 32         | 3.3     | 2.5             | Lead-free TQFP | 48             | 32  | C     |
|         | LC4032V-5TN48C   | 32         | 3.3     | 5               | Lead-free TQFP | 48             | 32  | C     |
|         | LC4032V-75TN48C  | 32         | 3.3     | 7.5             | Lead-free TQFP | 48             | 32  | C     |
|         | LC4032V-25TN44C  | 32         | 3.3     | 2.5             | Lead-free TQFP | 44             | 30  | C     |
|         | LC4032V-5TN44C   | 32         | 3.3     | 5               | Lead-free TQFP | 44             | 30  | C     |
|         | LC4032V-75TN44C  | 32         | 3.3     | 7.5             | Lead-free TQFP | 44             | 30  | C     |
| LC4064V | LC4064V-25TN100C | 64         | 3.3     | 2.5             | Lead-free TQFP | 100            | 64  | C     |
|         | LC4064V-5TN100C  | 64         | 3.3     | 5               | Lead-free TQFP | 100            | 64  | C     |
|         | LC4064V-75TN100C | 64         | 3.3     | 7.5             | Lead-free TQFP | 100            | 64  | C     |
|         | LC4064V-25TN48C  | 64         | 3.3     | 2.5             | Lead-free TQFP | 48             | 32  | C     |
|         | LC4064V-5TN48C   | 64         | 3.3     | 5               | Lead-free TQFP | 48             | 32  | C     |
|         | LC4064V-75TN48C  | 64         | 3.3     | 7.5             | Lead-free TQFP | 48             | 32  | C     |
|         | LC4064V-25TN44C  | 64         | 3.3     | 2.5             | Lead-free TQFP | 44             | 30  | C     |
|         | LC4064V-5TN44C   | 64         | 3.3     | 5               | Lead-free TQFP | 44             | 30  | C     |
|         | LC4064V-75TN44C  | 64         | 3.3     | 7.5             | Lead-free TQFP | 44             | 30  | C     |
| LC4128V | LC4128V-27TN144C | 128        | 3.3     | 2.7             | Lead-free TQFP | 144            | 96  | C     |
|         | LC4128V-5TN144C  | 128        | 3.3     | 5               | Lead-free TQFP | 144            | 96  | C     |
|         | LC4128V-75TN144C | 128        | 3.3     | 7.5             | Lead-free TQFP | 144            | 96  | C     |
|         | LC4128V-27TN128C | 128        | 3.3     | 2.7             | Lead-free TQFP | 128            | 92  | C     |
|         | LC4128V-5TN128C  | 128        | 3.3     | 5               | Lead-free TQFP | 128            | 92  | C     |
|         | LC4128V-75TN128C | 128        | 3.3     | 7.5             | Lead-free TQFP | 128            | 92  | C     |
|         | LC4128V-27TN100C | 128        | 3.3     | 2.7             | Lead-free TQFP | 100            | 64  | C     |
|         | LC4128V-5TN100C  | 128        | 3.3     | 5               | Lead-free TQFP | 100            | 64  | C     |
|         | LC4128V-75TN100C | 128        | 3.3     | 7.5             | Lead-free TQFP | 100            | 64  | C     |

## ispMACH 4000V (3.3V) Lead-Free Commercial Devices (Cont.)

| Device  | Part Number                    | Macrocells | Voltage | t <sub>PD</sub> | Package         | Pin/Ball Count | I/O | Grade |
|---------|--------------------------------|------------|---------|-----------------|-----------------|----------------|-----|-------|
| LC4256V | LC4256V-3FTN256AC              | 256        | 3.3     | 3               | Lead-free ftBGA | 256            | 128 | C     |
|         | LC4256V-5FTN256AC              | 256        | 3.3     | 5               | Lead-free ftBGA | 256            | 128 | C     |
|         | LC4256V-75FTN256AC             | 256        | 3.3     | 7.5             | Lead-free ftBGA | 256            | 128 | C     |
|         | LC4256V-3FTN256BC              | 256        | 3.3     | 3               | Lead-free ftBGA | 256            | 160 | C     |
|         | LC4256V-5FTN256BC              | 256        | 3.3     | 5               | Lead-free ftBGA | 256            | 160 | C     |
|         | LC4256V-75FTN256BC             | 256        | 3.3     | 7.5             | Lead-free ftBGA | 256            | 160 | C     |
|         | LC4256V-3FN256AC <sup>1</sup>  | 256        | 3.3     | 3               | Lead-free fpBGA | 256            | 128 | C     |
|         | LC4256V-5FN256AC <sup>1</sup>  | 256        | 3.3     | 5               | Lead-free fpBGA | 256            | 128 | C     |
|         | LC4256V-75FN256AC <sup>1</sup> | 256        | 3.3     | 7.5             | Lead-free fpBGA | 256            | 128 | C     |
|         | LC4256V-3FN256BC <sup>1</sup>  | 256        | 3.3     | 3               | Lead-free fpBGA | 256            | 160 | C     |
|         | LC4256V-5FN256BC <sup>1</sup>  | 256        | 3.3     | 5               | Lead-free fpBGA | 256            | 160 | C     |
|         | LC4256V-75FN256BC <sup>1</sup> | 256        | 3.3     | 7.5             | Lead-free fpBGA | 256            | 160 | C     |
|         | LC4256V-3TN176C                | 256        | 3.3     | 3               | Lead-free TQFP  | 176            | 128 | C     |
|         | LC4256V-5TN176C                | 256        | 3.3     | 5               | Lead-free TQFP  | 176            | 128 | C     |
|         | LC4256V-75TN176C               | 256        | 3.3     | 7.5             | Lead-free TQFP  | 176            | 128 | C     |
|         | LC4256V-3TN144C                | 256        | 3.3     | 3               | Lead-free TQFP  | 144            | 96  | C     |
|         | LC4256V-5TN144C                | 256        | 3.3     | 5               | Lead-free TQFP  | 144            | 96  | C     |
|         | LC4256V-75TN144C               | 256        | 3.3     | 7.5             | Lead-free TQFP  | 144            | 96  | C     |
|         | LC4256V-3TN100C                | 256        | 3.3     | 3               | Lead-free TQFP  | 100            | 64  | C     |
|         | LC4256V-5TN100C                | 256        | 3.3     | 5               | Lead-free TQFP  | 100            | 64  | C     |
|         | LC4256V-75TN100C               | 256        | 3.3     | 7.5             | Lead-free TQFP  | 100            | 64  | C     |
| LC4384V | LC4384V-35FTN256C              | 384        | 3.3     | 3.5             | Lead-free ftBGA | 256            | 192 | C     |
|         | LC4384V-5FTN256C               | 384        | 3.3     | 5               | Lead-free ftBGA | 256            | 192 | C     |
|         | LC4384V-75FTN256C              | 384        | 3.3     | 7.5             | Lead-free ftBGA | 256            | 192 | C     |
|         | LC4384V-35FN256C <sup>1</sup>  | 384        | 3.3     | 3.5             | Lead-free fpBGA | 256            | 192 | C     |
|         | LC4384V-5FN256C <sup>1</sup>   | 384        | 3.3     | 5               | Lead-free fpBGA | 256            | 192 | C     |
|         | LC4384V-75FN256C <sup>1</sup>  | 384        | 3.3     | 7.5             | Lead-free fpBGA | 256            | 192 | C     |
|         | LC4384V-35TN176C               | 384        | 3.3     | 3.5             | Lead-free TQFP  | 176            | 128 | C     |
|         | LC4384V-5TN176C                | 384        | 3.3     | 5               | Lead-free TQFP  | 176            | 128 | C     |
|         | LC4384V-75TN176C               | 384        | 3.3     | 7.5             | Lead-free TQFP  | 176            | 128 | C     |
| LC4512V | LC4512V-35FTN256C              | 512        | 3.3     | 3.5             | Lead-free ftBGA | 256            | 208 | C     |
|         | LC4512V-5FTN256C               | 512        | 3.3     | 5               | Lead-free ftBGA | 256            | 208 | C     |
|         | LC4512V-75FTN256C              | 512        | 3.3     | 7.5             | Lead-free ftBGA | 256            | 208 | C     |
|         | LC4512V-35FN256C <sup>1</sup>  | 512        | 3.3     | 3.5             | Lead-free fpBGA | 256            | 208 | C     |
|         | LC4512V-5FN256C <sup>1</sup>   | 512        | 3.3     | 5               | Lead-free fpBGA | 256            | 208 | C     |
|         | LC4512V-75FN256C <sup>1</sup>  | 512        | 3.3     | 7.5             | Lead-free fpBGA | 256            | 208 | C     |
|         | LC4512V-35TN176C               | 512        | 3.3     | 3.5             | Lead-free TQFP  | 176            | 128 | C     |
|         | LC4512V-5TN176C                | 512        | 3.3     | 5               | Lead-free TQFP  | 176            | 128 | C     |
|         | LC4512V-75TN176C               | 512        | 3.3     | 7.5             | Lead-free TQFP  | 176            | 128 | C     |

1. Use ftBGA package. fpBGA package devices have been discontinued via PCN#14A-07.