



Welcome to [E-XFL.COM](#)

### Understanding [Embedded - CPLDs \(Complex Programmable Logic Devices\)](#)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

### Applications of Embedded - CPLDs

#### Details

|                                 |                                                                                                                                                                     |
|---------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                  | Active                                                                                                                                                              |
| Programmable Type               | In System Programmable                                                                                                                                              |
| Delay Time tpd(1) Max           | 5 ns                                                                                                                                                                |
| Voltage Supply - Internal       | 3V ~ 3.6V                                                                                                                                                           |
| Number of Logic Elements/Blocks | 8                                                                                                                                                                   |
| Number of Macrocells            | 128                                                                                                                                                                 |
| Number of Gates                 | -                                                                                                                                                                   |
| Number of I/O                   | 92                                                                                                                                                                  |
| Operating Temperature           | -40°C ~ 105°C (Tj)                                                                                                                                                  |
| Mounting Type                   | Surface Mount                                                                                                                                                       |
| Package / Case                  | 128-LQFP                                                                                                                                                            |
| Supplier Device Package         | 128-TQFP (14x14)                                                                                                                                                    |
| Purchase URL                    | <a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/lc4128v-5tn128i">https://www.e-xfl.com/product-detail/lattice-semiconductor/lc4128v-5tn128i</a> |

**Table 2. ispMACH 4000Z Family Selection Guide**

|                                   | ispMACH 4032ZC      | ispMACH 4064ZC                               | ispMACH 4128ZC       | ispMACH 4256ZC                    |
|-----------------------------------|---------------------|----------------------------------------------|----------------------|-----------------------------------|
| Macrocells                        | 32                  | 64                                           | 128                  | 256                               |
| I/O + Dedicated Inputs            | 32+4/32+4           | 32+4/32+12/<br>64+10/64+10                   | 64+10/96+4           | 64+10/96+6/<br>128+4              |
| t <sub>PD</sub> (ns)              | 3.5                 | 3.7                                          | 4.2                  | 4.5                               |
| t <sub>S</sub> (ns)               | 2.2                 | 2.5                                          | 2.7                  | 2.9                               |
| t <sub>CO</sub> (ns)              | 3.0                 | 3.2                                          | 3.5                  | 3.8                               |
| f <sub>MAX</sub> (MHz)            | 267                 | 250                                          | 220                  | 200                               |
| Supply Voltage (V)                | 1.8                 | 1.8                                          | 1.8                  | 1.8                               |
| Max. Standby I <sub>CC</sub> (μA) | 20                  | 25                                           | 35                   | 55                                |
| Pins/Package                      | 48 TQFP<br>56 csBGA | 48 TQFP<br>56 csBGA<br>100 TQFP<br>132 csBGA | 100 TQFP<br>132csBGA | 100 TQFP<br>132 csBGA<br>176 TQFP |

## ispMACH 4000 Introduction

The high performance ispMACH 4000 family from Lattice offers a SuperFAST CPLD solution. The family is a blend of Lattice's two most popular architectures: the ispLSI® 2000 and ispMACH 4A. Retaining the best of both families, the ispMACH 4000 architecture focuses on significant innovations to combine the highest performance with low power in a flexible CPLD family.

The ispMACH 4000 combines high speed and low power with the flexibility needed for ease of design. With its robust Global Routing Pool and Output Routing Pool, this family delivers excellent First-Time-Fit, timing predictability, routing, pin-out retention and density migration.

The ispMACH 4000 family offers densities ranging from 32 to 512 macrocells. There are multiple density-I/O combinations in Thin Quad Flat Pack (TQFP), Chip Scale BGA (csBGA) and Fine Pitch Thin BGA (ftBGA) packages ranging from 44 to 256 pins/balls. Table 1 shows the macrocell, package and I/O options, along with other key parameters.

The ispMACH 4000 family has enhanced system integration capabilities. It supports 3.3V (4000V), 2.5V (4000B) and 1.8V (4000C/Z) supply voltages and 3.3V, 2.5V and 1.8V interface voltages. Additionally, inputs can be safely driven up to 5.5V when an I/O bank is configured for 3.3V operation, making this family 5V tolerant. The ispMACH 4000 also offers enhanced I/O features such as slew rate control, PCI compatibility, bus-keeper latches, pull-up resistors, pull-down resistors, open drain outputs and hot socketing. The ispMACH 4000 family members are 3.3V/2.5V/1.8V in-system programmable through the IEEE Standard 1532 interface. IEEE Standard 1149.1 boundary scan testing capability also allows product testing on automated test equipment. The 1532 interface signals TCK, TMS, TDI and TDO are referenced to V<sub>CC</sub> (logic core).

## Overview

The ispMACH 4000 devices consist of multiple 36-input, 16-macrocell Generic Logic Blocks (GLBs) interconnected by a Global Routing Pool (GRP). Output Routing Pools (ORPs) connect the GLBs to the I/O Blocks (IOBs), which contain multiple I/O cells. This architecture is shown in Figure 1.


**Table 5. Product Term Expansion Capability**

| Expansion Chains | Macrocells Associated with Expansion Chain (with Wrap Around) | Max PT/Macrocell |
|------------------|---------------------------------------------------------------|------------------|
| Chain-0          | M0 M4 M8 M12 M0                                               | 75               |
| Chain-1          | M1 M5 M9 M13 M1                                               | 80               |
| Chain-2          | M2 M6 M10 M14 M2                                              | 75               |
| Chain-3          | M3 M7 M11 M15 M3                                              | 70               |

Every time the super cluster allocator is used, there is an incremental delay of  $t_{EXP}$ . When the super cluster allocator is used, all destinations other than the one being steered to, are given the value of ground (i.e., if the super cluster is steered to M (n+4), then M (n) is ground).

## Macrocell

The 16 macrocells in the GLB are driven by the 16 outputs from the logic allocator. Each macrocell contains a programmable XOR gate, a programmable register/latch, along with routing for the logic and control functions. Figure 5 shows a graphical representation of the macrocell. The macrocells feed the ORP and GRP. A direct input from the I/O cell allows designers to use the macrocell to construct high-speed input registers. A programmable delay in this path allows designers to choose between the fastest possible set-up time and zero hold time.

**Figure 5. Macrocell**

## Enhanced Clock Multiplexer

The clock input to the flip-flop can select any of the four block clocks along with the shared PT clock, and true and complement forms of the optional individual term clock. An 8:1 multiplexer structure is used to select the clock. The eight sources for the clock multiplexer are as follows:

- Block CLK0
- Block CLK1

- Block CLK2
- Block CLK3
- PT Clock
- PT Clock Inverted
- Shared PT Clock
- Ground

### Clock Enable Multiplexer

Each macrocell has a 4:1 clock enable multiplexer. This allows the clock enable signal to be selected from the following four sources:

- PT Initialization/CE
- PT Initialization/CE Inverted
- Shared PT Clock
- Logic High

### Initialization Control


The ispMACH 4000 family architecture accommodates both block-level and macrocell-level set and reset capability. There is one block-level initialization term that is distributed to all macrocell registers in a GLB. At the macrocell level, two product terms can be “stolen” from the cluster associated with a macrocell to be used for set/reset functionality. A reset/preset swapping feature in each macrocell allows for reset and preset to be exchanged, providing flexibility.

Note that the reset/preset swapping selection feature affects power-up reset as well. All flip-flops power up to a known state for predictable system initialization. If a macrocell is configured to SET on a signal from the block-level initialization, then that macrocell will be SET during device power-up. If a macrocell is configured to RESET on a signal from the block-level initialization or is not configured for set/reset, then that macrocell will RESET on power-up. To guarantee initialization values, the  $V_{CC}$  rise must be monotonic, and the clock must be inactive until the reset delay time has elapsed.

### GLB Clock Generator

Each ispMACH 4000 device has up to four clock pins that are also routed to the GRP to be used as inputs. These pins drive a clock generator in each GLB, as shown in Figure 6. The clock generator provides four clock signals that can be used anywhere in the GLB. These four GLB clock signals can consist of a number of combinations of the true and complement edges of the global clock signals.

**Figure 6. GLB Clock Generator**



## IEEE 1532-Compliant In-System Programming

Programming devices in-system provides a number of significant benefits including: rapid prototyping, lower inventory levels, higher quality and the ability to make in-field modifications. All ispMACH 4000 devices provide In-System Programming (ISP™) capability through the Boundary Scan Test Access Port. This capability has been implemented in a manner that ensures that the port remains compliant to the IEEE 1149.1 standard. By using IEEE 1149.1 as the communication interface through which ISP is achieved, users get the benefit of a standard, well-defined interface. All ispMACH 4000 devices are also compliant with the IEEE 1532 standard.

The ispMACH 4000 devices can be programmed across the commercial temperature and voltage range. The PC-based Lattice software facilitates in-system programming of ispMACH 4000 devices. The software takes the JEDEC file output produced by the design implementation software, along with information about the scan chain, and creates a set of vectors used to drive the scan chain. The software can use these vectors to drive a scan chain via the parallel port of a PC. Alternatively, the software can output files in formats understood by common automated test equipment. This equipment can then be used to program ispMACH 4000 devices during the testing of a circuit board.

## User Electronic Signature

The User Electronic Signature (UES) allows the designer to include identification bits or serial numbers inside the device, stored in E<sup>2</sup>CMOS memory. The ispMACH 4000 device contains 32 UES bits that can be configured by the user to store unique data such as ID codes, revision numbers or inventory control codes.

## Security Bit

A programmable security bit is provided on the ispMACH 4000 devices as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, this bit defeats readback of the programmed pattern by a device programmer, securing proprietary designs from competitors. Programming and verification are also defeated by the security bit. The bit can only be reset by erasing the entire device.

## Hot Socketing

The ispMACH 4000 devices are well-suited for applications that require hot socketing capability. Hot socketing a device requires that the device, during power-up and down, can tolerate active signals on the I/Os and inputs without being damaged. Additionally, it requires that the effects of I/O pin loading be minimal on active signals. The ispMACH 4000 devices provide this capability for input voltages in the range 0V to 3.0V.

## Density Migration




The ispMACH 4000 family has been designed to ensure that different density devices in the same package have the same pin-out. Furthermore, the architecture ensures a high success rate when performing design migration from lower density parts to higher density parts. In many cases, it is possible to shift a lower utilization design targeted for a high density device to a lower density device. However, the exact details of the final resource utilization will impact the likely success in each case.

## I/O DC Electrical Characteristics

### Over Recommended Operating Conditions

| Standard                | $V_{IL}$ |                              | $V_{IH}$                     |         | $V_{OL}$<br>Max (V) | $V_{OH}$<br>Min (V) | $I_{OL}^1$<br>(mA) | $I_{OH}^1$<br>(mA) |
|-------------------------|----------|------------------------------|------------------------------|---------|---------------------|---------------------|--------------------|--------------------|
|                         | Min (V)  | Max (V)                      | Min (V)                      | Max (V) |                     |                     |                    |                    |
| LVTTTL                  | -0.3     | 0.80                         | 2.0                          | 5.5     | 0.40                | $V_{CCO} - 0.40$    | 8.0                | -4.0               |
|                         |          |                              |                              |         | 0.20                | $V_{CCO} - 0.20$    | 0.1                | -0.1               |
| LVCMOS 3.3              | -0.3     | 0.80                         | 2.0                          | 5.5     | 0.40                | $V_{CCO} - 0.40$    | 8.0                | -4.0               |
|                         |          |                              |                              |         | 0.20                | $V_{CCO} - 0.20$    | 0.1                | -0.1               |
| LVCMOS 2.5              | -0.3     | 0.70                         | 1.70                         | 3.6     | 0.40                | $V_{CCO} - 0.40$    | 8.0                | -4.0               |
|                         |          |                              |                              |         | 0.20                | $V_{CCO} - 0.20$    | 0.1                | -0.1               |
| LVCMOS 1.8<br>(4000V/B) | -0.3     | 0.63                         | 1.17                         | 3.6     | 0.40                | $V_{CCO} - 0.45$    | 2.0                | -2.0               |
|                         |          |                              |                              |         | 0.20                | $V_{CCO} - 0.20$    | 0.1                | -0.1               |
| LVCMOS 1.8<br>(4000C/Z) | -0.3     | $0.35 * V_{CC}$              | $0.65 * V_{CC}$              | 3.6     | 0.40                | $V_{CCO} - 0.45$    | 2.0                | -2.0               |
|                         |          |                              |                              |         | 0.20                | $V_{CCO} - 0.20$    | 0.1                | -0.1               |
| PCI 3.3 (4000V/B)       | -0.3     | 1.08                         | 1.5                          | 5.5     | $0.1 V_{CCO}$       | $0.9 V_{CCO}$       | 1.5                | -0.5               |
| PCI 3.3 (4000C/Z)       | -0.3     | $0.3 * 3.3 * (V_{CC} / 1.8)$ | $0.5 * 3.3 * (V_{CC} / 1.8)$ | 5.5     | $0.1 V_{CCO}$       | $0.9 V_{CCO}$       | 1.5                | -0.5               |

1. The average DC current drawn by I/Os between adjacent bank GND connections, or between the last GND in an I/O bank and the end of the I/O bank, as shown in the logic signals connection table, shall not exceed  $n * 8\text{mA}$ . Where  $n$  is the number of I/Os between bank GND connections or between the last GND in a bank and the end of a bank.



## ispMACH 4000V/B/C Internal Timing Parameters

Over Recommended Operating Conditions

| Parameter             | Description                                      | -2.5 |      | -2.7 |      | -3   |      | -3.5 |      | Units |
|-----------------------|--------------------------------------------------|------|------|------|------|------|------|------|------|-------|
| In/Out Delays         |                                                  |      |      |      |      |      |      |      |      |       |
| t <sub>IN</sub>       | Input Buffer Delay                               | —    | 0.60 | —    | 0.60 | —    | 0.70 | —    | 0.70 | ns    |
| t <sub>GOE</sub>      | Global OE Pin Delay                              | —    | 2.04 | —    | 2.54 | —    | 3.04 | —    | 3.54 | ns    |
| t <sub>GCLK_IN</sub>  | Global Clock Input Buffer Delay                  | —    | 0.78 | —    | 1.28 | —    | 1.28 | —    | 1.28 | ns    |
| t <sub>BUF</sub>      | Delay through Output Buffer                      | —    | 0.85 | —    | 0.85 | —    | 0.85 | —    | 0.85 | ns    |
| t <sub>EN</sub>       | Output Enable Time                               | —    | 0.96 | —    | 0.96 | —    | 0.96 | —    | 0.96 | ns    |
| t <sub>DIS</sub>      | Output Disable Time                              | —    | 0.96 | —    | 0.96 | —    | 0.96 | —    | 0.96 | ns    |
| Routing/GLB Delays    |                                                  |      |      |      |      |      |      |      |      |       |
| t <sub>ROUTE</sub>    | Delay through GRP                                | —    | 0.61 | —    | 0.81 | —    | 1.01 | —    | 1.01 | ns    |
| t <sub>MCELL</sub>    | Macrocell Delay                                  | —    | 0.45 | —    | 0.55 | —    | 0.55 | —    | 0.65 | ns    |
| t <sub>INREG</sub>    | Input Buffer to Macrocell Register Delay         | —    | 0.11 | —    | 0.31 | —    | 0.31 | —    | 0.31 | ns    |
| t <sub>FBK</sub>      | Internal Feedback Delay                          | —    | 0.00 | —    | 0.00 | —    | 0.00 | —    | 0.00 | ns    |
| t <sub>PDb</sub>      | 5-PT Bypass Propagation Delay                    | —    | 0.44 | —    | 0.44 | —    | 0.44 | —    | 0.94 | ns    |
| t <sub>PDi</sub>      | Macrocell Propagation Delay                      | —    | 0.64 | —    | 0.64 | —    | 0.64 | —    | 0.94 | ns    |
| Register/Latch Delays |                                                  |      |      |      |      |      |      |      |      |       |
| t <sub>S</sub>        | D-Register Setup Time (Global Clock)             | 0.92 | —    | 1.12 | —    | 1.02 | —    | 0.92 | —    | ns    |
| t <sub>S_PT</sub>     | D-Register Setup Time (Product Term Clock)       | 1.42 | —    | 1.32 | —    | 1.32 | —    | 1.32 | —    | ns    |
| t <sub>ST</sub>       | T-Register Setup Time (Global Clock)             | 1.12 | —    | 1.32 | —    | 1.22 | —    | 1.12 | —    | ns    |
| t <sub>ST_PT</sub>    | T-Register Setup Time (Product Term Clock)       | 1.42 | —    | 1.32 | —    | 1.32 | —    | 1.32 | —    | ns    |
| t <sub>H</sub>        | D-Register Hold Time                             | 0.88 | —    | 0.68 | —    | 0.98 | —    | 1.08 | —    | ns    |
| t <sub>HT</sub>       | T-Register Hold Time                             | 0.88 | —    | 0.68 | —    | 0.98 | —    | 1.08 | —    | ns    |
| t <sub>SIR</sub>      | D-Input Register Setup Time (Global Clock)       | 0.82 | —    | 1.37 | —    | 1.27 | —    | 1.27 | —    | ns    |
| t <sub>SIR_PT</sub>   | D-Input Register Setup Time (Product Term Clock) | 1.45 | —    | 1.45 | —    | 1.45 | —    | 1.45 | —    | ns    |
| t <sub>HIR</sub>      | D-Input Register Hold Time (Global Clock)        | 0.88 | —    | 0.63 | —    | 0.73 | —    | 0.73 | —    | ns    |
| t <sub>HIR_PT</sub>   | D-Input Register Hold Time (Product Term Clock)  | 0.88 | —    | 0.63 | —    | 0.73 | —    | 0.73 | —    | ns    |
| t <sub>COi</sub>      | Register Clock to Output/Feedback MUX Time       | —    | 0.52 | —    | 0.52 | —    | 0.52 | —    | 0.52 | ns    |
| t <sub>CES</sub>      | Clock Enable Setup Time                          | 2.25 | —    | 2.25 | —    | 2.25 | —    | 2.25 | —    | ns    |
| t <sub>CEH</sub>      | Clock Enable Hold Time                           | 1.88 | —    | 1.88 | —    | 1.88 | —    | 1.88 | —    | ns    |
| t <sub>SL</sub>       | Latch Setup Time (Global Clock)                  | 0.92 | —    | 1.12 | —    | 1.02 | —    | 0.92 | —    | ns    |
| t <sub>SL_PT</sub>    | Latch Setup Time (Product Term Clock)            | 1.42 | —    | 1.32 | —    | 1.32 | —    | 1.32 | —    | ns    |
| t <sub>HL</sub>       | Latch Hold Time                                  | 1.17 | —    | 1.17 | —    | 1.17 | —    | 1.17 | —    | ns    |
| t <sub>GOi</sub>      | Latch Gate to Output/Feedback MUX Time           | —    | 0.33 | —    | 0.33 | —    | 0.33 | —    | 0.33 | ns    |

**ispMACH 4000V/B/C Internal Timing Parameters (Cont.)****Over Recommended Operating Conditions**

| Parameter             | Description                                                         | -2.5 |      | -2.7 |      | -3   |      | -3.5 |      | Units |
|-----------------------|---------------------------------------------------------------------|------|------|------|------|------|------|------|------|-------|
| $t_{PDLi}$            | Propagation Delay through Transparent Latch to Output/ Feedback MUX | —    | 0.25 | —    | 0.25 | —    | 0.25 | —    | 0.25 | ns    |
| $t_{SRi}$             | Asynchronous Reset or Set to Output/Feedback MUX Delay              | 0.28 | —    | 0.28 | —    | 0.28 | —    | 0.28 | —    | ns    |
| $t_{SRR}$             | Asynchronous Reset or Set Recovery Time                             | 1.67 | —    | 1.67 | —    | 1.67 | —    | 1.67 | —    | ns    |
| <b>Control Delays</b> |                                                                     |      |      |      |      |      |      |      |      |       |
| $t_{BCLK}$            | GLB PT Clock Delay                                                  | —    | 1.12 | —    | 1.12 | —    | 1.12 | —    | 1.12 | ns    |
| $t_{PTCLK}$           | Macrocell PT Clock Delay                                            | —    | 0.87 | —    | 0.87 | —    | 0.87 | —    | 0.87 | ns    |
| $t_{BSR}$             | Block PT Set/Reset Delay                                            | —    | 1.83 | —    | 1.83 | —    | 1.83 | —    | 1.83 | ns    |
| $t_{PTSR}$            | Macrocell PT Set/Reset Delay                                        | —    | 1.11 | —    | 1.41 | —    | 1.51 | —    | 1.61 | ns    |
| $t_{GPTOE}$           | Global PT OE Delay                                                  | —    | 2.83 | —    | 4.13 | —    | 5.33 | —    | 5.33 | ns    |
| $t_{PTOE}$            | Macrocell PT OE Delay                                               | —    | 1.83 | —    | 2.13 | —    | 2.33 | —    | 2.83 | ns    |

Timing v.3.2

Note: Internal Timing Parameters are not tested and are for reference only. Refer to the Timing Model in this data sheet for further details.

## ispMACH 4000V/B/C Internal Timing Parameters

Over Recommended Operating Conditions

| Parameter             | Description                                                            | -5   |      | -75  |      | -10  |      | Units |
|-----------------------|------------------------------------------------------------------------|------|------|------|------|------|------|-------|
|                       |                                                                        | Min. | Max. | Min. | Max. | Min. | Max. |       |
| In/Out Delays         |                                                                        |      |      |      |      |      |      |       |
| t <sub>IN</sub>       | Input Buffer Delay                                                     | —    | 0.95 | —    | 1.50 | —    | 2.00 | ns    |
| t <sub>GOE</sub>      | Global OE Pin Delay                                                    | —    | 4.04 | —    | 6.04 | —    | 7.04 | ns    |
| t <sub>GCLK_IN</sub>  | Global Clock Input Buffer Delay                                        | —    | 1.83 | —    | 2.28 | —    | 3.28 | ns    |
| t <sub>BUF</sub>      | Delay through Output Buffer                                            | —    | 1.00 | —    | 1.50 | —    | 1.50 | ns    |
| t <sub>EN</sub>       | Output Enable Time                                                     | —    | 0.96 | —    | 0.96 | —    | 0.96 | ns    |
| t <sub>DIS</sub>      | Output Disable Time                                                    | —    | 0.96 | —    | 0.96 | —    | 0.96 | ns    |
| Routing/GLB Delays    |                                                                        |      |      |      |      |      |      |       |
| t <sub>ROUTE</sub>    | Delay through GRP                                                      | —    | 1.51 | —    | 2.26 | —    | 3.26 | ns    |
| t <sub>MCELL</sub>    | Macrocell Delay                                                        | —    | 1.05 | —    | 1.45 | —    | 1.95 | ns    |
| t <sub>INREG</sub>    | Input Buffer to Macrocell Register Delay                               | —    | 0.56 | —    | 0.96 | —    | 1.46 | ns    |
| t <sub>FBK</sub>      | Internal Feedback Delay                                                | —    | 0.00 | —    | 0.00 | —    | 0.00 | ns    |
| t <sub>PDb</sub>      | 5-PT Bypass Propagation Delay                                          | —    | 1.54 | —    | 2.24 | —    | 3.24 | ns    |
| t <sub>PDi</sub>      | Macrocell Propagation Delay                                            | —    | 0.94 | —    | 1.24 | —    | 1.74 | ns    |
| Register/Latch Delays |                                                                        |      |      |      |      |      |      |       |
| t <sub>S</sub>        | D-Register Setup Time (Global Clock)                                   | 1.32 | —    | 1.57 | —    | 1.57 | —    | ns    |
| t <sub>S_PT</sub>     | D-Register Setup Time (Product Term Clock)                             | 1.32 | —    | 1.32 | —    | 1.32 | —    | ns    |
| t <sub>ST</sub>       | T-Register Setup Time (Global Clock)                                   | 1.52 | —    | 1.77 | —    | 1.77 | —    | ns    |
| t <sub>ST_PT</sub>    | T-Register Setup Time (Product Term Clock)                             | 1.32 | —    | 1.32 | —    | 1.32 | —    | ns    |
| t <sub>H</sub>        | D-Register Hold Time                                                   | 1.68 | —    | 2.93 | —    | 3.93 | —    | ns    |
| t <sub>HT</sub>       | T-Register Hold Time                                                   | 1.68 | —    | 2.93 | —    | 3.93 | —    | ns    |
| t <sub>SIR</sub>      | D-Input Register Setup Time (Global Clock)                             | 1.52 | —    | 1.57 | —    | 1.57 | —    | ns    |
| t <sub>SIR_PT</sub>   | D-Input Register Setup Time (Product Term Clock)                       | 1.45 | —    | 1.45 | —    | 1.45 | —    | ns    |
| t <sub>HIR</sub>      | D-Input Register Hold Time (Global Clock)                              | 0.68 | —    | 1.18 | —    | 1.18 | —    | ns    |
| t <sub>HIR_PT</sub>   | D-Input Register Hold Time (Product Term Clock)                        | 0.68 | —    | 1.18 | —    | 1.18 | —    | ns    |
| t <sub>COi</sub>      | Register Clock to Output/Feedback MUX Time                             | —    | 0.52 | —    | 0.67 | —    | 1.17 | ns    |
| t <sub>CES</sub>      | Clock Enable Setup Time                                                | 2.25 | —    | 2.25 | —    | 2.25 | —    | ns    |
| t <sub>CEH</sub>      | Clock Enable Hold Time                                                 | 1.88 | —    | 1.88 | —    | 1.88 | —    | ns    |
| t <sub>SL</sub>       | Latch Setup Time (Global Clock)                                        | 1.32 | —    | 1.57 | —    | 1.57 | —    | ns    |
| t <sub>SL_PT</sub>    | Latch Setup Time (Product Term Clock)                                  | 1.32 | —    | 1.32 | —    | 1.32 | —    | ns    |
| t <sub>HL</sub>       | Latch Hold Time                                                        | 1.17 | —    | 1.17 | —    | 1.17 | —    | ns    |
| t <sub>GOi</sub>      | Latch Gate to Output/Feedback MUX Time                                 | —    | 0.33 | —    | 0.33 | —    | 0.33 | ns    |
| t <sub>PDLi</sub>     | Propagation Delay through Transparent Latch to Output/<br>Feedback MUX | —    | 0.25 | —    | 0.25 | —    | 0.25 | ns    |
| t <sub>SRI</sub>      | Asynchronous Reset or Set to Output/Feedback MUX<br>Delay              | 0.28 | —    | 0.28 | —    | 0.28 | —    | ns    |
| t <sub>SRR</sub>      | Asynchronous Reset or Set Recovery Time                                | 1.67 | —    | 1.67 | —    | 1.67 | —    | ns    |
| Control Delays        |                                                                        |      |      |      |      |      |      |       |
| t <sub>BCLK</sub>     | GLB PT Clock Delay                                                     | —    | 1.12 | —    | 1.12 | —    | 0.62 | ns    |
| t <sub>PTCLK</sub>    | Macrocell PT Clock Delay                                               | —    | 0.87 | —    | 0.87 | —    | 0.87 | ns    |
| t <sub>BSR</sub>      | GLB PT Set/Reset Delay                                                 | —    | 1.83 | —    | 1.83 | —    | 1.83 | ns    |
| t <sub>PTSR</sub>     | Macrocell PT Set/Reset Delay                                           | —    | 2.51 | —    | 3.41 | —    | 3.41 | ns    |

## ispMACH 4000Z Internal Timing Parameters

Over Recommended Operating Conditions

| Parameter             | Description                                                        | -35  |      | -37  |      | -42  |      | Units |
|-----------------------|--------------------------------------------------------------------|------|------|------|------|------|------|-------|
|                       |                                                                    | Min. | Max. | Min. | Max. | Min. | Max. |       |
| In/Out Delays         |                                                                    |      |      |      |      |      |      |       |
| t <sub>IN</sub>       | Input Buffer Delay                                                 | —    | 0.75 | —    | 0.80 | —    | 0.75 | ns    |
| t <sub>GOE</sub>      | Global OE Pin Delay                                                | —    | 2.25 | —    | 2.25 | —    | 2.30 | ns    |
| t <sub>GCLK_IN</sub>  | Global Clock Input Buffer Delay                                    | —    | 1.60 | —    | 1.60 | —    | 1.95 | ns    |
| t <sub>BUF</sub>      | Delay through Output Buffer                                        | —    | 0.75 | —    | 0.90 | —    | 0.90 | ns    |
| t <sub>EN</sub>       | Output Enable Time                                                 | —    | 2.25 | —    | 2.25 | —    | 2.50 | ns    |
| t <sub>DIS</sub>      | Output Disable Time                                                | —    | 1.35 | —    | 1.35 | —    | 2.50 | ns    |
| Routing/GLB Delays    |                                                                    |      |      |      |      |      |      |       |
| t <sub>ROUTE</sub>    | Delay through GRP                                                  | —    | 1.60 | —    | 1.60 | —    | 2.15 | ns    |
| t <sub>MCELL</sub>    | Macrocell Delay                                                    | —    | 0.65 | —    | 0.75 | —    | 0.85 | ns    |
| t <sub>INREG</sub>    | Input Buffer to Macrocell Register Delay                           | —    | 0.91 | —    | 1.00 | —    | 1.00 | ns    |
| t <sub>FBK</sub>      | Internal Feedback Delay                                            | —    | 0.05 | —    | 0.00 | —    | 0.00 | ns    |
| t <sub>PDb</sub>      | 5-PT Bypass Propagation Delay                                      | —    | 0.40 | —    | 0.40 | —    | 0.40 | ns    |
| t <sub>PDi</sub>      | Macrocell Propagation Delay                                        | —    | 0.25 | —    | 0.25 | —    | 0.65 | ns    |
| Register/Latch Delays |                                                                    |      |      |      |      |      |      |       |
| t <sub>S</sub>        | D-Register Setup Time (Global Clock)                               | 0.80 | —    | 0.95 | —    | 0.90 | —    | ns    |
| t <sub>S_PT</sub>     | D-Register Setup Time (Product Term Clock)                         | 1.35 | —    | 1.95 | —    | 1.90 | —    | ns    |
| t <sub>ST</sub>       | T-Register Setup Time (Global Clock)                               | 1.00 | —    | 1.15 | —    | 1.10 | —    | ns    |
| t <sub>ST_PT</sub>    | T-register Setup Time (Product Term Clock)                         | 1.55 | —    | 1.75 | —    | 2.10 | —    | ns    |
| t <sub>H</sub>        | D-Register Hold Time                                               | 1.40 | —    | 1.55 | —    | 1.80 | —    | ns    |
| t <sub>HT</sub>       | T-Resister Hold Time                                               | 1.40 | —    | 1.55 | —    | 1.80 | —    | ns    |
| t <sub>SIR</sub>      | D-Input Register Setup Time (Global Clock)                         | 0.94 | —    | 0.90 | —    | 1.50 | —    | ns    |
| t <sub>SIR_PT</sub>   | D-Input Register Setup Time (Product Term Clock)                   | 1.45 | —    | 1.45 | —    | 1.45 | —    | ns    |
| t <sub>HIR</sub>      | D-Input Register Hold Time (Global Clock)                          | 1.06 | —    | 1.20 | —    | 1.10 | —    | ns    |
| t <sub>HIR_PT</sub>   | D-Input Register Hold Time (Product Term Clock)                    | 0.88 | —    | 1.00 | —    | 1.00 | —    | ns    |
| t <sub>COi</sub>      | Register Clock to Output/Feedback MUX Time                         | —    | 0.65 | —    | 0.70 | —    | 0.65 | ns    |
| t <sub>CES</sub>      | Clock Enable Setup Time                                            | 1.00 | —    | 2.00 | —    | 2.00 | —    | ns    |
| t <sub>CEH</sub>      | Clock Enable Hold Time                                             | 0.00 | —    | 0.00 | —    | 0.00 | —    | ns    |
| t <sub>SL</sub>       | Latch Setup Time (Global Clock)                                    | 0.80 | —    | 0.95 | —    | 0.90 | —    | ns    |
| t <sub>SL_PT</sub>    | Latch Setup Time (Product Term Clock)                              | 1.55 | —    | 1.95 | —    | 1.90 | —    | ns    |
| t <sub>HL</sub>       | Latch Hold Time                                                    | 1.40 | —    | 1.80 | —    | 1.80 | —    | ns    |
| t <sub>GOi</sub>      | Latch Gate to Output/Feedback MUX Time                             | —    | 0.40 | —    | 0.33 | —    | 0.33 | ns    |
| t <sub>PDLi</sub>     | Propagation Delay through Transparent Latch to Output/Feedback MUX | —    | 0.30 | —    | 0.25 | —    | 0.25 | ns    |
| t <sub>SRI</sub>      | Asynchronous Reset or Set to Output/Feedback MUX Delay             | —    | 0.28 | —    | 0.28 | —    | 1.27 | ns    |
| t <sub>SRR</sub>      | Asynchronous Reset or Set Recovery Delay                           | —    | 2.00 | —    | 1.67 | —    | 1.80 | ns    |
| Control Delays        |                                                                    |      |      |      |      |      |      |       |
| t <sub>BCLK</sub>     | GLB PT Clock Delay                                                 | —    | 1.30 | —    | 1.50 | —    | 1.55 | ns    |
| t <sub>PTCLK</sub>    | Macrocell PT Clock Delay                                           | —    | 1.50 | —    | 1.70 | —    | 1.55 | ns    |
| t <sub>BSR</sub>      | GLB PT Set/Reset Delay                                             | —    | 1.10 | —    | 1.83 | —    | 1.83 | ns    |
| t <sub>PTSR</sub>     | Macrocell PT Set/Reset Delay                                       | —    | 1.22 | —    | 2.02 | —    | 1.83 | ns    |

**ispMACH 4000Z Timing Adders <sup>1</sup>**

| Adder Type                        | Base Parameter                                            | Description                                | -35  |      | -37  |      | -42  |      | Units |
|-----------------------------------|-----------------------------------------------------------|--------------------------------------------|------|------|------|------|------|------|-------|
|                                   |                                                           |                                            | Min. | Max. | Min. | Max. | Min. | Max. |       |
| Optional Delay Adders             |                                                           |                                            |      |      |      |      |      |      |       |
| t <sub>INDIO</sub>                | t <sub>INREG</sub>                                        | Input register delay                       | —    | 1.00 | —    | 1.00 | —    | 1.30 | ns    |
| t <sub>EXP</sub>                  | t <sub>MCELL</sub>                                        | Product term expander delay                | —    | 0.40 | —    | 0.40 | —    | 0.45 | ns    |
| t <sub>ORP</sub>                  | —                                                         | Output routing pool delay                  | —    | 0.40 | —    | 0.40 | —    | 0.40 | ns    |
| t <sub>BLA</sub>                  | t <sub>ROUTE</sub>                                        | Additional block load-ing adder            | —    | 0.04 | —    | 0.05 | —    | 0.05 | ns    |
| t <sub>IOI</sub> Input Adjusters  |                                                           |                                            |      |      |      |      |      |      |       |
| LVTTTL_in                         | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub> | Using LVTTTL standard                      | —    | 0.60 | —    | 0.60 | —    | 0.60 | ns    |
| LVC MOS33_in                      | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub> | Using LVC MOS 3.3 standard                 | —    | 0.60 | —    | 0.60 | —    | 0.60 | ns    |
| LVC MOS25_in                      | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub> | Using LVC MOS 2.5 standard                 | —    | 0.60 | —    | 0.60 | —    | 0.60 | ns    |
| LVC MOS18_in                      | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub> | Using LVC MOS 1.8 standard                 | —    | 0.00 | —    | 0.00 | —    | 0.00 | ns    |
| PCI_in                            | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub> | Using PCI compatible input                 | —    | 0.60 | —    | 0.60 | —    | 0.60 | ns    |
| t <sub>IOO</sub> Output Adjusters |                                                           |                                            |      |      |      |      |      |      |       |
| LVTTTL_out                        | t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>     | Output configured as TTL buffer            | —    | 0.20 | —    | 0.20 | —    | 0.20 | ns    |
| LVC MOS33_out                     | t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>     | Output configured as 3.3V buffer           | —    | 0.20 | —    | 0.20 | —    | 0.20 | ns    |
| LVC MOS25_out                     | t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>     | Output configured as 2.5V buffer           | —    | 0.10 | —    | 0.10 | —    | 0.10 | ns    |
| LVC MOS18_out                     | t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>     | Output configured as 1.8V buffer           | —    | 0.00 | —    | 0.00 | —    | 0.00 | ns    |
| PCI_out                           | t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>     | Output configured as PCI compatible buffer | —    | 0.20 | —    | 0.20 | —    | 0.20 | ns    |
| Slow Slew                         | t <sub>BUF</sub> , t <sub>EN</sub>                        | Output configured for slow slew rate       | —    | 1.00 | —    | 1.00 | —    | 1.00 | ns    |

Note: Open drain timing is the same as corresponding LVC MOS timing.


Timing v.2.2

1. Refer to TN1004, [ispMACH 4000 Timing Model Design and Usage Guidelines](#) for information regarding the use of these adders.

Switching Test Conditions

Figure 12 shows the output test load that is used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are shown in Table 11.

Figure 12. Output Test Load, LVTTTL and LVCMOS Standards



0213A/ispM4k

Table 11. Test Fixture Required Components

| Test Condition               | $R_1$        | $R_2$        | $C_L^1$ | Timing Ref.              | $V_{CCO}$          |
|------------------------------|--------------|--------------|---------|--------------------------|--------------------|
| LVCMOS I/O, (L -> H, H -> L) | 106 $\Omega$ | 106 $\Omega$ | 35pF    | LVCMOS 3.3 = 1.5V        | LVCMOS 3.3 = 3.0V  |
|                              |              |              |         | LVCMOS 2.5 = $V_{CCO}/2$ | LVCMOS 2.5 = 2.3V  |
|                              |              |              |         | LVCMOS 1.8 = $V_{CCO}/2$ | LVCMOS 1.8 = 1.65V |
| LVCMOS I/O (Z -> H)          | $\infty$     | 106 $\Omega$ | 35pF    | 1.5V                     | 3.0V               |
| LVCMOS I/O (Z -> L)          | 106 $\Omega$ | $\infty$     | 35pF    | 1.5V                     | 3.0V               |
| LVCMOS I/O (H -> Z)          | $\infty$     | 106 $\Omega$ | 5pF     | $V_{OH} - 0.3$           | 3.0V               |
| LVCMOS I/O (L -> Z)          | 106 $\Omega$ | $\infty$     | 5pF     | $V_{OL} + 0.3$           | 3.0V               |

1.  $C_L$  includes test fixtures and probe capacitance.

**ispMACH 4032V/B/C/Z and 4064V/B/C/Z Logic Signal Connections:  
48-Pin TQFP (Cont.)**

| Pin Number | Bank Number | ispMACH 4032V/B/C/Z |                 | ispMACH 4064V/B/C |                | ispMACH 4064Z |                |
|------------|-------------|---------------------|-----------------|-------------------|----------------|---------------|----------------|
|            |             | GLB/MC/Pad          | ORP             | GLB/MC/Pad        | ORP            | GLB/MC/Pad    | ORP            |
| 33         | 1           | B10                 | B <sup>10</sup> | D4                | D <sup>2</sup> | D10           | D <sup>5</sup> |
| 34         | 1           | B11                 | B <sup>11</sup> | D6                | D <sup>3</sup> | D8            | D <sup>4</sup> |
| 35         | -           | TDO                 | -               | TDO               | -              | TDO           | -              |
| 36         | -           | VCC                 | -               | VCC               | -              | VCC           | -              |
| 37         | -           | GND                 | -               | GND               | -              | GND           | -              |
| 38         | 1           | B12                 | B <sup>12</sup> | D8                | D <sup>4</sup> | D6            | D <sup>3</sup> |
| 39         | 1           | B13                 | B <sup>13</sup> | D10               | D <sup>5</sup> | D4            | D <sup>2</sup> |
| 40         | 1           | B14                 | B <sup>14</sup> | D12               | D <sup>6</sup> | D2            | D <sup>1</sup> |
| 41         | 1           | B15/GOE1            | B <sup>15</sup> | D14/GOE1          | D <sup>7</sup> | D0/GOE1       | D <sup>0</sup> |
| 42         | 1           | CLK3/I              | -               | CLK3/I            | -              | CLK3/I        | -              |
| 43         | 0           | CLK0/I              | -               | CLK0/I            | -              | CLK0/I        | -              |
| 44         | 0           | A0/GOE0             | A <sup>0</sup>  | A0/GOE0           | A <sup>0</sup> | A0/GOE0       | A <sup>0</sup> |
| 45         | 0           | A1                  | A <sup>1</sup>  | A2                | A <sup>1</sup> | A1            | A <sup>1</sup> |
| 46         | 0           | A2                  | A <sup>2</sup>  | A4                | A <sup>2</sup> | A2            | A <sup>2</sup> |
| 47         | 0           | A3                  | A <sup>3</sup>  | A6                | A <sup>3</sup> | A4            | A <sup>3</sup> |
| 48         | 0           | A4                  | A <sup>4</sup>  | A8                | A <sup>4</sup> | A6            | A <sup>4</sup> |

**ispMACH 4032Z and 4064Z Logic Signal Connections: 56-Ball csBGA**

| Ball Number | Bank Number | ispMACH 4032Z   |                 | ispMACH 4064Z  |                |
|-------------|-------------|-----------------|-----------------|----------------|----------------|
|             |             | GLB/MC/Pad      | ORP             | GLB/MC/Pad     | ORP            |
| B1          | -           | TDI             | -               | TDI            | -              |
| C3          | 0           | A5              | A <sup>5</sup>  | A8             | A <sup>5</sup> |
| C1          | 0           | A6              | A <sup>6</sup>  | A10            | A <sup>6</sup> |
| D1          | 0           | A7              | A <sup>7</sup>  | A11            | A <sup>7</sup> |
| D3          | 0           | GND (Bank 0)    | -               | GND (Bank 0)   | -              |
| E3          | 0           | NC <sup>1</sup> | -               | I <sup>1</sup> | -              |
| E1          | 0           | NC <sup>1</sup> | -               | I <sup>1</sup> | -              |
| F3          | 0           | VCCO (Bank 0)   | -               | VCCO (Bank 0)  | -              |
| F1          | 0           | A8              | A <sup>8</sup>  | B15            | B <sup>7</sup> |
| G3          | 0           | A9              | A <sup>9</sup>  | B12            | B <sup>6</sup> |
| G1          | 0           | A10             | A <sup>10</sup> | B10            | B <sup>5</sup> |
| H1          | 0           | A11             | A <sup>11</sup> | B8             | B <sup>4</sup> |
| J1          | 0           | NC              | -               | I              | -              |
| K1          | -           | TCK             | -               | TCK            | -              |
| K2          | -           | VCC             | -               | VCC            | -              |
| H3          | -           | GND             | -               | GND            | -              |
| K3          | -           | NC <sup>1</sup> | -               | I <sup>1</sup> | -              |
| K4          | 0           | A12             | A <sup>12</sup> | B6             | B <sup>3</sup> |
| H4          | 0           | A13             | A <sup>13</sup> | B4             | B <sup>2</sup> |
| H5          | 0           | A14             | A <sup>14</sup> | B2             | B <sup>1</sup> |

**ispMACH 4128V/B/C Logic Signal Connections: 128-Pin TQFP (Cont.)**

| Pin Number | Bank Number | ispMACH 4128V/B/C |                 |
|------------|-------------|-------------------|-----------------|
|            |             | GLB/MC/Pad        | ORP             |
| 19         | 0           | C13               | C <sup>10</sup> |
| 20         | 0           | C12               | C <sup>9</sup>  |
| 21         | 0           | C10               | C <sup>8</sup>  |
| 22         | 0           | C9                | C <sup>7</sup>  |
| 23         | 0           | C8                | C <sup>6</sup>  |
| 24         | 0           | GND (Bank 0)      | -               |
| 25         | 0           | C6                | C <sup>5</sup>  |
| 26         | 0           | C5                | C <sup>4</sup>  |
| 27         | 0           | C4                | C <sup>3</sup>  |
| 28         | 0           | C2                | C <sup>2</sup>  |
| 29         | 0           | C0                | C <sup>0</sup>  |
| 30         | 0           | VCCO (Bank 0)     | -               |
| 31         | 0           | TCK               | -               |
| 32         | 0           | VCC               | -               |
| 33         | 0           | GND               | -               |
| 34         | 0           | D14               | D <sup>11</sup> |
| 35         | 0           | D13               | D <sup>10</sup> |
| 36         | 0           | D12               | D <sup>9</sup>  |
| 37         | 0           | D10               | D <sup>8</sup>  |
| 38         | 0           | D9                | D <sup>7</sup>  |
| 39         | 0           | D8                | D <sup>6</sup>  |
| 40         | 0           | GND (Bank 0)      | -               |
| 41         | 0           | VCCO (Bank 0)     | -               |
| 42         | 0           | D6                | D <sup>5</sup>  |
| 43         | 0           | D5                | D <sup>4</sup>  |
| 44         | 0           | D4                | D <sup>3</sup>  |
| 45         | 0           | D2                | D <sup>2</sup>  |
| 46         | 0           | D1                | D <sup>1</sup>  |
| 47         | 0           | D0                | D <sup>0</sup>  |
| 48         | 0           | CLK1/I            | -               |
| 49         | 1           | GND (Bank 1)      | -               |
| 50         | 1           | CLK2/I            | -               |
| 51         | 1           | VCC               | -               |
| 52         | 1           | E0                | E <sup>0</sup>  |
| 53         | 1           | E1                | E <sup>1</sup>  |
| 54         | 1           | E2                | E <sup>2</sup>  |
| 55         | 1           | E4                | E <sup>3</sup>  |
| 56         | 1           | E5                | E <sup>4</sup>  |
| 57         | 1           | E6                | E <sup>5</sup>  |
| 58         | 1           | VCCO (Bank 1)     | -               |
| 59         | 1           | GND (Bank 1)      | -               |
| 60         | 1           | E8                | E <sup>6</sup>  |
| 61         | 1           | E9                | E <sup>7</sup>  |

**ispMACH 4064Z, 4128Z and 4256Z Logic Signal Connections:  
132-Ball csBGA (Cont.)**

| Ball Number | Bank Number | ispMACH 4064Z   |                   | ispMACH 4128Z   |                   | ispMACH 4256Z  |                  |
|-------------|-------------|-----------------|-------------------|-----------------|-------------------|----------------|------------------|
|             |             | GLB/MC/Pad      | ORP               | GLB/MC/Pad      | ORP               | GLB/MC/Pad     | ORP              |
| D13         | 1           | D10             | D <sup>^</sup> 10 | G4              | G <sup>^</sup> 3  | N6             | N <sup>^</sup> 3 |
| D14         | 1           | D9              | D <sup>^</sup> 9  | G2              | G <sup>^</sup> 2  | N8             | N <sup>^</sup> 4 |
| D12         | 1           | D8              | D <sup>^</sup> 8  | G1              | G <sup>^</sup> 1  | N10            | N <sup>^</sup> 5 |
| C14         | 1           | I               | -                 | G0              | G <sup>^</sup> 0  | N12            | N <sup>^</sup> 6 |
| C13         | 1           | NC              | -                 | VCCO (Bank 1)   | -                 | VCCO (Bank 1)  | -                |
| B14         | -           | TDO             | -                 | TDO             | -                 | TDO            | -                |
| A14         | -           | VCC             | -                 | VCC             | -                 | VCC            | -                |
| A13         | -           | GND             | -                 | GND             | -                 | GND            | -                |
| B13         | 1           | NC              | -                 | H14             | H <sup>^</sup> 11 | O12            | O <sup>^</sup> 6 |
| A12         | 1           | I               | -                 | H13             | H <sup>^</sup> 10 | O10            | O <sup>^</sup> 5 |
| C12         | 1           | D7              | D <sup>^</sup> 7  | H12             | H <sup>^</sup> 9  | O8             | O <sup>^</sup> 4 |
| B12         | 1           | D6              | D <sup>^</sup> 6  | H10             | H <sup>^</sup> 8  | O6             | O <sup>^</sup> 3 |
| A11         | 1           | D5              | D <sup>^</sup> 5  | H9              | H <sup>^</sup> 7  | O4             | O <sup>^</sup> 2 |
| C11         | 1           | D4              | D <sup>^</sup> 4  | H8              | H <sup>^</sup> 6  | O2             | O <sup>^</sup> 1 |
| B11         | 1           | GND (Bank 1)    | -                 | GND (Bank 1)    | -                 | GND (Bank 1)   | -                |
| A10         | 1           | VCCO (Bank 1)   | -                 | VCCO (Bank 1)   | -                 | VCCO (Bank 1)  | -                |
| B10         | 1           | NC              | -                 | H6              | H <sup>^</sup> 5  | P12            | P <sup>^</sup> 6 |
| C10         | 1           | NC              | -                 | H5              | H <sup>^</sup> 4  | P10            | P <sup>^</sup> 5 |
| B9          | 1           | D3              | D <sup>^</sup> 3  | H4              | H <sup>^</sup> 3  | P8             | P <sup>^</sup> 4 |
| A9          | 1           | D2              | D <sup>^</sup> 2  | H2              | H <sup>^</sup> 2  | P6             | P <sup>^</sup> 3 |
| C9          | 1           | D1              | D <sup>^</sup> 1  | H1              | H <sup>^</sup> 1  | P4             | P <sup>^</sup> 2 |
| A8          | 1           | D0/GOE1         | D <sup>^</sup> 0  | H0/GOE1         | H <sup>^</sup> 0  | P2/GOE1        | P <sup>^</sup> 1 |
| B8          | 1           | CLK3/I          | -                 | CLK3/I          | -                 | CLK3/I         | -                |
| C8          | 0           | CLK0/I          | -                 | CLK0/I          | -                 | CLK0/I         | -                |
| B7          | -           | VCC             | -                 | VCC             | -                 | VCC            | -                |
| A7          | 0           | NC <sup>1</sup> | -                 | NC <sup>1</sup> | -                 | I <sup>1</sup> | -                |
| C7          | 0           | A0/GOE0         | A <sup>^</sup> 0  | A0/GOE0         | A <sup>^</sup> 0  | A2/GOE0        | A <sup>^</sup> 1 |
| A6          | 0           | A1              | A <sup>^</sup> 1  | A1              | A <sup>^</sup> 1  | A4             | A <sup>^</sup> 2 |
| B6          | 0           | A2              | A <sup>^</sup> 2  | A2              | A <sup>^</sup> 2  | A6             | A <sup>^</sup> 3 |
| C6          | 0           | A3              | A <sup>^</sup> 3  | A4              | A <sup>^</sup> 3  | A8             | A <sup>^</sup> 4 |
| B5          | 0           | NC              | -                 | A5              | A <sup>^</sup> 4  | A10            | A <sup>^</sup> 5 |
| A5          | 0           | NC              | -                 | A6              | A <sup>^</sup> 5  | A12            | A <sup>^</sup> 6 |
| C5          | 0           | VCCO (Bank 0)   | -                 | VCCO (Bank 0)   | -                 | VCCO (Bank 0)  | -                |
| B4          | 0           | GND (Bank 0)    | -                 | GND (Bank 0)    | -                 | GND (Bank 0)   | -                |
| A4          | 0           | NC              | -                 | A8              | A <sup>^</sup> 6  | B2             | B <sup>^</sup> 1 |
| C4          | 0           | A4              | A <sup>^</sup> 4  | A9              | A <sup>^</sup> 7  | B4             | B <sup>^</sup> 2 |
| A3          | 0           | A5              | A <sup>^</sup> 5  | A10             | A <sup>^</sup> 8  | B6             | B <sup>^</sup> 3 |
| B3          | 0           | A6              | A <sup>^</sup> 6  | A12             | A <sup>^</sup> 9  | B8             | B <sup>^</sup> 4 |
| A2          | 0           | A7              | A <sup>^</sup> 7  | A13             | A <sup>^</sup> 10 | B10            | B <sup>^</sup> 5 |
| A1          | 0           | NC              | -                 | A14             | A <sup>^</sup> 11 | B12            | B <sup>^</sup> 6 |

1. For device migration considerations, these NC pins are input signal pins in ispMACH 4256Z device.

**ispMACH 4128V and 4256V Logic Signal Connections: 144-Pin TQFP (Cont.)**

| Pin Number | Bank Number | ispMACH 4128V   |      | ispMACH 4256V  |     |
|------------|-------------|-----------------|------|----------------|-----|
|            |             | GLB/MC/Pad      | ORP  | GLB/MC/Pad     | ORP |
| 129        | -           | VCC             | -    | VCC            | -   |
| 130        | 0           | A0/GOE0         | A^0  | A2/GOE0        | A^1 |
| 131        | 0           | A1              | A^1  | A4             | A^2 |
| 132        | 0           | A2              | A^2  | A6             | A^3 |
| 133        | 0           | A4              | A^3  | A8             | A^4 |
| 134        | 0           | A5              | A^4  | A10            | A^5 |
| 135        | 0           | A6              | A^5  | A12            | A^6 |
| 136        | 0           | VCCO (Bank 0)   | -    | VCCO (Bank 0)  | -   |
| 137        | 0           | GND (Bank 0)    | -    | GND (Bank 0)   | -   |
| 138        | 0           | A8              | A^6  | B2             | B^1 |
| 139        | 0           | A9              | A^7  | B4             | B^2 |
| 140        | 0           | A10             | A^8  | B6             | B^3 |
| 141        | 0           | A12             | A^9  | B8             | B^4 |
| 142        | 0           | A13             | A^10 | B10            | B^5 |
| 143        | 0           | A14             | A^11 | B12            | B^6 |
| 144        | 0           | NC <sup>2</sup> | -    | I <sup>2</sup> | -   |


1. For device migration considerations, these NC pins are GND pins for I/O banks in ispMACH 4128V devices.

2. For device migration considerations, these NC pins are input signal pins in ispMACH 4256V devices.

**ispMACH 4256V/B/C/Z, 4384V/B/C, 4512V/B/C, Logic Signal Connections: 176-Pin TQFP**

| Pin Number | Bank Number | ispMACH 4256V/B/C/Z |     | ispMACH 4384V/B/C |     | ispMACH 4512V/B/C |     |
|------------|-------------|---------------------|-----|-------------------|-----|-------------------|-----|
|            |             | GLB/MC/Pad          | ORP | GLB/MC/Pad        | ORP | GLB/MC/Pad        | ORP |
| 1          | -           | NC                  | -   | NC                | -   | NC                | -   |
| 2          | -           | GND                 | -   | GND               | -   | GND               | -   |
| 3          | -           | TDI                 | -   | TDI               | -   | TDI               | -   |
| 4          | 0           | VCCO (Bank 0)       | -   | VCCO (Bank 0)     | -   | VCCO (Bank 0)     | -   |
| 5          | 0           | C14                 | C^7 | C14               | C^7 | C14               | C^7 |
| 6          | 0           | C12                 | C^6 | C12               | C^6 | C12               | C^6 |
| 7          | 0           | C10                 | C^5 | C10               | C^5 | C10               | C^5 |
| 8          | 0           | C8                  | C^4 | C8                | C^4 | C8                | C^4 |
| 9          | 0           | C6                  | C^3 | C6                | C^3 | C6                | C^3 |
| 10         | 0           | C4                  | C^2 | C4                | C^2 | C4                | C^2 |
| 11         | 0           | C2                  | C^1 | C2                | C^1 | C2                | C^1 |
| 12         | 0           | C0                  | C^0 | C0                | C^0 | C0                | C^0 |
| 13         | 0           | GND (Bank 0)        | -   | GND (Bank 0)      | -   | GND (Bank 0)      | -   |
| 14         | 0           | D14                 | D^7 | E14               | E^7 | G14               | G^7 |
| 15         | 0           | D12                 | D^6 | E12               | E^6 | G12               | G^6 |
| 16         | 0           | D10                 | D^5 | E10               | E^5 | G10               | G^5 |
| 17         | 0           | D8                  | D^4 | E8                | E^4 | G8                | G^4 |
| 18         | 0           | D6                  | D^3 | E6                | E^3 | G6                | G^3 |

## Part Number Description



1. For automotive AEC-Q100 compliant devices, refer to the LA-ispMACH 4000V/Z Automotive Family Data Sheet (DS1017).

2. Use ftBGA package. fpBGA package devices have been discontinued via PCN#14A-07.

## ispMACH 4000 Family Speed Grade Offering

|                   | -25 | -27 | -3  | -35 | -37 | -42 | -45 | -5  |     | -75 |     |     | -10 |
|-------------------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
|                   | Com | Com | Com | Com | Com | Com | Com | Com | Ind | Com | Ind | Ext | Ind |
| ispMACH 4032V/B/C |     |     |     |     |     |     |     |     |     |     |     | 1   |     |
| ispMACH 4064V/B/C |     |     |     |     |     |     |     |     |     |     |     | 1   |     |
| ispMACH 4128V/B/C |     |     |     |     |     |     |     |     |     |     |     | 1   |     |
| ispMACH 4256V/B/C |     |     |     |     |     |     |     |     |     |     |     |     |     |
| ispMACH 4384V/B/C |     |     |     |     |     |     |     |     |     |     |     |     |     |
| ispMACH 4512V/B/C |     |     |     |     |     |     |     |     |     |     |     |     |     |
| ispMACH 4032ZC    |     |     |     |     |     |     |     |     |     |     |     | 1   |     |
| ispMACH 4064ZC    |     |     |     |     |     |     |     |     |     |     |     | 1   |     |
| ispMACH 4128ZC    |     |     |     |     |     |     |     |     |     |     |     | 1   |     |
| ispMACH 4256ZC    |     |     |     |     |     |     |     |     |     |     |     |     |     |

1. 3.3V only.

## ispMACH 4000C (1.8V) Industrial Devices (Cont.)

| Family  | Part Number                  | Macrocells | Voltage | t <sub>PD</sub> | Package | Pin/Ball Count | I/O | Grade |
|---------|------------------------------|------------|---------|-----------------|---------|----------------|-----|-------|
| LC4384C | LC4384C-5FT256I              | 384        | 1.8     | 5               | ftBGA   | 256            | 192 | I     |
|         | LC4384C-75FT256I             | 384        | 1.8     | 7.5             | ftBGA   | 256            | 192 | I     |
|         | LC4384C-10FT256I             | 384        | 1.8     | 10              | ftBGA   | 256            | 192 | I     |
|         | LC4384C-5F256I <sup>1</sup>  | 384        | 1.8     | 5               | fpBGA   | 256            | 192 | I     |
|         | LC4384C-75F256I <sup>1</sup> | 384        | 1.8     | 7.5             | fpBGA   | 256            | 192 | I     |
|         | LC4384C-10F256I <sup>1</sup> | 384        | 1.8     | 10              | fpBGA   | 256            | 192 | I     |
|         | LC4384C-5T176I               | 384        | 1.8     | 5               | TQFP    | 176            | 128 | I     |
|         | LC4384C-75T176I              | 384        | 1.8     | 7.5             | TQFP    | 176            | 128 | I     |
|         | LC4384C-10T176I              | 384        | 1.8     | 10              | TQFP    | 176            | 128 | I     |
| LC4512C | LC4512C-5FT256I              | 512        | 1.8     | 5               | ftBGA   | 256            | 208 | I     |
|         | LC4512C-75FT256I             | 512        | 1.8     | 7.5             | ftBGA   | 256            | 208 | I     |
|         | LC4512C-10FT256I             | 512        | 1.8     | 10              | ftBGA   | 256            | 208 | I     |
|         | LC4512C-5F256I <sup>1</sup>  | 512        | 1.8     | 5               | fpBGA   | 256            | 208 | I     |
|         | LC4512C-75F256I <sup>1</sup> | 512        | 1.8     | 7.5             | fpBGA   | 256            | 208 | I     |
|         | LC4512C-10F256I <sup>1</sup> | 512        | 1.8     | 10              | fpBGA   | 256            | 208 | I     |
|         | LC4512C-5T176I               | 512        | 1.8     | 5               | TQFP    | 176            | 128 | I     |
|         | LC4512C-75T176I              | 512        | 1.8     | 7.5             | TQFP    | 176            | 128 | I     |
|         | LC4512C-10T176I              | 512        | 1.8     | 10              | TQFP    | 176            | 128 | I     |

1. Use ftBGA package. fpBGA package devices have been discontinued via PCN#14A-07.

## ispMACH 4000B (2.5V) Commercial Devices

| Device  | Part Number     | Macrocells | Voltage | t <sub>PD</sub> | Package | Pin/Ball Count | I/O | Grade |
|---------|-----------------|------------|---------|-----------------|---------|----------------|-----|-------|
| LC4032B | LC4032B-25T48C  | 32         | 2.5     | 2.5             | TQFP    | 48             | 32  | C     |
|         | LC4032B-5T48C   | 32         | 2.5     | 5               | TQFP    | 48             | 32  | C     |
|         | LC4032B-75T48C  | 32         | 2.5     | 7.5             | TQFP    | 48             | 32  | C     |
|         | LC4032B-25T44C  | 32         | 2.5     | 2.5             | TQFP    | 44             | 30  | C     |
|         | LC4032B-5T44C   | 32         | 2.5     | 5               | TQFP    | 44             | 30  | C     |
|         | LC4032B-75T44C  | 32         | 2.5     | 7.5             | TQFP    | 44             | 30  | C     |
| LC4064B | LC4064B-25T100C | 64         | 2.5     | 2.5             | TQFP    | 100            | 64  | C     |
|         | LC4064B-5T100C  | 64         | 2.5     | 5               | TQFP    | 100            | 64  | C     |
|         | LC4064B-75T100C | 64         | 2.5     | 7.5             | TQFP    | 100            | 64  | C     |
|         | LC4064B-25T48C  | 64         | 2.5     | 2.5             | TQFP    | 48             | 32  | C     |
|         | LC4064B-5T48C   | 64         | 2.5     | 5               | TQFP    | 48             | 32  | C     |
|         | LC4064B-75T48C  | 64         | 2.5     | 7.5             | TQFP    | 48             | 32  | C     |
|         | LC4064B-25T44C  | 64         | 2.5     | 2.5             | TQFP    | 44             | 30  | C     |
|         | LC4064B-5T44C   | 64         | 2.5     | 5               | TQFP    | 44             | 30  | C     |
|         | LC4064B-75T44C  | 64         | 2.5     | 7.5             | TQFP    | 44             | 30  | C     |
| LC4128B | LC4128B-27T128C | 128        | 2.5     | 2.7             | TQFP    | 128            | 92  | C     |
|         | LC4128B-5T128C  | 128        | 2.5     | 5               | TQFP    | 128            | 92  | C     |
|         | LC4128B-75T128C | 128        | 2.5     | 7.5             | TQFP    | 128            | 92  | C     |
|         | LC4128B-27T100C | 128        | 2.5     | 2.7             | TQFP    | 100            | 64  | C     |
|         | LC4128B-5T100C  | 128        | 2.5     | 5               | TQFP    | 100            | 64  | C     |
|         | LC4128B-75T100C | 128        | 2.5     | 7.5             | TQFP    | 100            | 64  | C     |

## ispMACH 4000B (2.5V) Industrial Devices

| Family  | Part Number                   | Macrocells | Voltage | t <sub>PD</sub> | Package | Pin/Ball Count | I/O | Grade |
|---------|-------------------------------|------------|---------|-----------------|---------|----------------|-----|-------|
| LC4032B | LC4032B-5T48I                 | 32         | 2.5     | 5               | TQFP    | 48             | 32  | I     |
|         | LC4032B-75T48I                | 32         | 2.5     | 7.5             | TQFP    | 48             | 32  | I     |
|         | LC4032B-10T48I                | 32         | 2.5     | 10              | TQFP    | 48             | 32  | I     |
|         | LC4032B-5T44I                 | 32         | 2.5     | 5               | TQFP    | 44             | 30  | I     |
|         | LC4032B-75T44I                | 32         | 2.5     | 7.5             | TQFP    | 44             | 30  | I     |
|         | LC4032B-10T44I                | 32         | 2.5     | 10              | TQFP    | 44             | 30  | I     |
| LC4064B | LC4064B-5T100I                | 64         | 2.5     | 5               | TQFP    | 100            | 64  | I     |
|         | LC4064B-75T100I               | 64         | 2.5     | 7.5             | TQFP    | 100            | 64  | I     |
|         | LC4064B-10T100I               | 64         | 2.5     | 10              | TQFP    | 100            | 64  | I     |
|         | LC4064B-5T48I                 | 64         | 2.5     | 5               | TQFP    | 48             | 32  | I     |
|         | LC4064B-75T48I                | 64         | 2.5     | 7.5             | TQFP    | 48             | 32  | I     |
|         | LC4064B-10T48I                | 64         | 2.5     | 10              | TQFP    | 48             | 32  | I     |
|         | LC4064B-5T44I                 | 64         | 2.5     | 5               | TQFP    | 44             | 30  | I     |
|         | LC4064B-75T44I                | 64         | 2.5     | 7.5             | TQFP    | 44             | 30  | I     |
|         | LC4064B-10T44I                | 64         | 2.5     | 10              | TQFP    | 44             | 30  | I     |
| LC4128B | LC4128B-5T128I                | 128        | 2.5     | 5               | TQFP    | 128            | 92  | I     |
|         | LC4128B-75T128I               | 128        | 2.5     | 7.5             | TQFP    | 128            | 92  | I     |
|         | LC4128B-10T128I               | 128        | 2.5     | 10              | TQFP    | 128            | 92  | I     |
|         | LC4128B-5T100I                | 128        | 2.5     | 5               | TQFP    | 100            | 64  | I     |
|         | LC4128B-75T100I               | 128        | 2.5     | 7.5             | TQFP    | 100            | 64  | I     |
|         | LC4128B-10T100I               | 128        | 2.5     | 10              | TQFP    | 100            | 64  | I     |
| LC4256B | LC4256B-5FT256AI              | 256        | 2.5     | 5               | ftBGA   | 256            | 128 | I     |
|         | LC4256B-75FT256AI             | 256        | 2.5     | 7.5             | ftBGA   | 256            | 128 | I     |
|         | LC4256B-10FT256AI             | 256        | 2.5     | 10              | ftBGA   | 256            | 128 | I     |
|         | LC4256B-5FT256BI              | 256        | 2.5     | 5               | ftBGA   | 256            | 160 | I     |
|         | LC4256B-75FT256BI             | 256        | 2.5     | 7.5             | ftBGA   | 256            | 160 | I     |
|         | LC4256B-10FT256BI             | 256        | 2.5     | 10              | ftBGA   | 256            | 160 | I     |
|         | LC4256B-5F256AI <sup>1</sup>  | 256        | 2.5     | 5               | fpBGA   | 256            | 128 | I     |
|         | LC4256B-75F256AI <sup>1</sup> | 256        | 2.5     | 7.5             | fpBGA   | 256            | 128 | I     |
|         | LC4256B-10F256AI <sup>1</sup> | 256        | 2.5     | 10              | fpBGA   | 256            | 128 | I     |
|         | LC4256B-5F256BI <sup>1</sup>  | 256        | 2.5     | 5               | fpBGA   | 256            | 160 | I     |
|         | LC4256B-75F256BI <sup>1</sup> | 256        | 2.5     | 7.5             | fpBGA   | 256            | 160 | I     |
|         | LC4256B-10F256BI <sup>1</sup> | 256        | 2.5     | 10              | fpBGA   | 256            | 160 | I     |
|         | LC4256B-5T176I                | 256        | 2.5     | 5               | TQFP    | 176            | 128 | I     |
|         | LC4256B-75T176I               | 256        | 2.5     | 7.5             | TQFP    | 176            | 128 | I     |
|         | LC4256B-10T176I               | 256        | 2.5     | 10              | TQFP    | 176            | 128 | I     |
|         | LC4256B-5T100I                | 256        | 2.5     | 5               | TQFP    | 100            | 64  | I     |
|         | LC4256B-75T100I               | 256        | 2.5     | 7.5             | TQFP    | 100            | 64  | I     |
|         | LC4256B-10T100I               | 256        | 2.5     | 10              | TQFP    | 100            | 64  | I     |

## ispMACH 4000V (3.3V) Lead-Free Industrial Devices (Cont.)

| Device  | Part Number                    | Macrocells | Voltage | t <sub>PD</sub> | Package         | Pin/Ball Count | I/O | Grade |
|---------|--------------------------------|------------|---------|-----------------|-----------------|----------------|-----|-------|
| LC4256V | LC4256V-5FTN256AI              | 256        | 3.3     | 5               | Lead-free ftBGA | 256            | 128 | I     |
|         | LC4256V-75FTN256AI             | 256        | 3.3     | 7.5             | Lead-free ftBGA | 256            | 128 | I     |
|         | LC4256V-10FTN256AI             | 256        | 3.3     | 10              | Lead-free ftBGA | 256            | 128 | I     |
|         | LC4256V-5FTN256BI              | 256        | 3.3     | 5               | Lead-free ftBGA | 256            | 160 | I     |
|         | LC4256V-75FTN256BI             | 256        | 3.3     | 7.5             | Lead-free ftBGA | 256            | 160 | I     |
|         | LC4256V-10FTN256BI             | 256        | 3.3     | 10              | Lead-free ftBGA | 256            | 160 | I     |
|         | LC4256V-5FN256AI <sup>1</sup>  | 256        | 3.3     | 5               | Lead-free fpBGA | 256            | 128 | I     |
|         | LC4256V-75FN256AI <sup>1</sup> | 256        | 3.3     | 7.5             | Lead-free fpBGA | 256            | 128 | I     |
|         | LC4256V-10FN256AI <sup>1</sup> | 256        | 3.3     | 10              | Lead-free fpBGA | 256            | 128 | I     |
|         | LC4256V-5FN256BI <sup>1</sup>  | 256        | 3.3     | 5               | Lead-free fpBGA | 256            | 160 | I     |
|         | LC4256V-75FN256BI <sup>1</sup> | 256        | 3.3     | 7.5             | Lead-free fpBGA | 256            | 160 | I     |
|         | LC4256V-10FN256BI <sup>1</sup> | 256        | 3.3     | 10              | Lead-free fpBGA | 256            | 160 | I     |
|         | LC4256V-5TN176I                | 256        | 3.3     | 5               | Lead-free TQFP  | 176            | 128 | I     |
|         | LC4256V-75TN176I               | 256        | 3.3     | 7.5             | Lead-free TQFP  | 176            | 128 | I     |
|         | LC4256V-10TN176I               | 256        | 3.3     | 10              | Lead-free TQFP  | 176            | 128 | I     |
|         | LC4256V-5TN144I                | 256        | 3.3     | 5               | Lead-free TQFP  | 144            | 96  | I     |
|         | LC4256V-75TN144I               | 256        | 3.3     | 7.5             | Lead-free TQFP  | 144            | 96  | I     |
|         | LC4256V-10TN144I               | 256        | 3.3     | 10              | Lead-free TQFP  | 144            | 96  | I     |
|         | LC4256V-5TN100I                | 256        | 3.3     | 5               | Lead-free TQFP  | 100            | 64  | I     |
|         | LC4256V-75TN100I               | 256        | 3.3     | 7.5             | Lead-free TQFP  | 100            | 64  | I     |
|         | LC4256V-10TN100I               | 256        | 3.3     | 10              | Lead-free TQFP  | 100            | 64  | I     |
| LC4384V | LC4384V-5FTN256I               | 384        | 3.3     | 5               | Lead-free ftBGA | 256            | 192 | I     |
|         | LC4384V-75FTN256I              | 384        | 3.3     | 7.5             | Lead-free ftBGA | 256            | 192 | I     |
|         | LC4384V-10FTN256I              | 384        | 3.3     | 10              | Lead-free ftBGA | 256            | 192 | I     |
|         | LC4384V-5FN256I <sup>1</sup>   | 384        | 3.3     | 5               | Lead-free fpBGA | 256            | 192 | I     |
|         | LC4384V-75FN256I <sup>1</sup>  | 384        | 3.3     | 7.5             | Lead-free fpBGA | 256            | 192 | I     |
|         | LC4384V-10FN256I <sup>1</sup>  | 384        | 3.3     | 10              | Lead-free fpBGA | 256            | 192 | I     |
|         | LC4384V-5TN176I                | 384        | 3.3     | 5               | Lead-free TQFP  | 176            | 128 | I     |
|         | LC4384V-75TN176I               | 384        | 3.3     | 7.5             | Lead-free TQFP  | 176            | 128 | I     |
|         | LC4384V-10TN176I               | 384        | 3.3     | 10              | Lead-free TQFP  | 176            | 128 | I     |
| LC4512V | LC4512V-5FTN256I               | 512        | 3.3     | 5               | Lead-free ftBGA | 256            | 208 | I     |
|         | LC4512V-75FTN256I              | 512        | 3.3     | 7.5             | Lead-free ftBGA | 256            | 208 | I     |
|         | LC4512V-10FTN256I              | 512        | 3.3     | 10              | Lead-free ftBGA | 256            | 208 | I     |
|         | LC4512V-5FN256I <sup>1</sup>   | 512        | 3.3     | 5               | Lead-free fpBGA | 256            | 208 | I     |
|         | LC4512V-75FN256I <sup>1</sup>  | 512        | 3.3     | 7.5             | Lead-free fpBGA | 256            | 208 | I     |
|         | LC4512V-10FN256I <sup>1</sup>  | 512        | 3.3     | 10              | Lead-free fpBGA | 256            | 208 | I     |
|         | LC4512V-5TN176I                | 512        | 3.3     | 5               | Lead-free TQFP  | 176            | 128 | I     |
|         | LC4512V-75TN176I               | 512        | 3.3     | 7.5             | Lead-free TQFP  | 176            | 128 | I     |
|         | LC4512V-10TN176I               | 512        | 3.3     | 10              | Lead-free TQFP  | 176            | 128 | I     |

1. Use ftBGA package. fpBGA package devices have been discontinued via PCN#14A-07.