



Welcome to [E-XFL.COM](#)


## Understanding [Embedded - CPLDs \(Complex Programmable Logic Devices\)](#)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

## Applications of Embedded - CPLDs

### Details

|                                 |   |
|---------------------------------|---|
| Product Status                  | Obsolete  |
| Programmable Type               | In System Programmable  |
| Delay Time tpd(1) Max           | 7.5 ns  |
| Voltage Supply - Internal       | 3V ~ 3.6V   |
| Number of Logic Elements/Blocks | 8   |
| Number of Macrocells            | 128   |
| Number of Gates                 | -   |
| Number of I/O                   | 64  |
| Operating Temperature           | 0°C ~ 90°C (TJ)   |
| Mounting Type                   | Surface Mount   |
| Package / Case                  | 100-LQFP  |
| Supplier Device Package         | 100-TQFP (14x14)  |
| Purchase URL                    | <a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/lc4128v-75t100c">https://www.e-xfl.com/product-detail/lattice-semiconductor/lc4128v-75t100c</a> |

**Figure 2. Generic Logic Block**

## AND Array

The programmable AND Array consists of 36 inputs and 83 output product terms. The 36 inputs from the GRP are used to form 72 lines in the AND Array (true and complement of the inputs). Each line in the array can be connected to any of the 83 output product terms via a wired-AND. Each of the 80 logic product terms feed the logic allocator with the remaining three control product terms feeding the Shared PT Clock, Shared PT Initialization and Shared PT OE. The Shared PT Clock and Shared PT Initialization signals can optionally be inverted before being fed to the macrocells.

Every set of five product terms from the 80 logic product terms forms a product term cluster starting with PT0. There is one product term cluster for every macrocell in the GLB. Figure 3 is a graphical representation of the AND Array.

- Block CLK2
- Block CLK3
- PT Clock
- PT Clock Inverted
- Shared PT Clock
- Ground

### Clock Enable Multiplexer

Each macrocell has a 4:1 clock enable multiplexer. This allows the clock enable signal to be selected from the following four sources:

- PT Initialization/CE
- PT Initialization/CE Inverted
- Shared PT Clock
- Logic High

### Initialization Control


The ispMACH 4000 family architecture accommodates both block-level and macrocell-level set and reset capability. There is one block-level initialization term that is distributed to all macrocell registers in a GLB. At the macrocell level, two product terms can be “stolen” from the cluster associated with a macrocell to be used for set/reset functionality. A reset/preset swapping feature in each macrocell allows for reset and preset to be exchanged, providing flexibility.

Note that the reset/preset swapping selection feature affects power-up reset as well. All flip-flops power up to a known state for predictable system initialization. If a macrocell is configured to SET on a signal from the block-level initialization, then that macrocell will be SET during device power-up. If a macrocell is configured to RESET on a signal from the block-level initialization or is not configured for set/reset, then that macrocell will RESET on power-up. To guarantee initialization values, the  $V_{CC}$  rise must be monotonic, and the clock must be inactive until the reset delay time has elapsed.

### GLB Clock Generator

Each ispMACH 4000 device has up to four clock pins that are also routed to the GRP to be used as inputs. These pins drive a clock generator in each GLB, as shown in Figure 6. The clock generator provides four clock signals that can be used anywhere in the GLB. These four GLB clock signals can consist of a number of combinations of the true and complement edges of the global clock signals.

**Figure 6. GLB Clock Generator**



## IEEE 1532-Compliant In-System Programming

Programming devices in-system provides a number of significant benefits including: rapid prototyping, lower inventory levels, higher quality and the ability to make in-field modifications. All ispMACH 4000 devices provide In-System Programming (ISP™) capability through the Boundary Scan Test Access Port. This capability has been implemented in a manner that ensures that the port remains complaint to the IEEE 1149.1 standard. By using IEEE 1149.1 as the communication interface through which ISP is achieved, users get the benefit of a standard, well-defined interface. All ispMACH 4000 devices are also compliant with the IEEE 1532 standard.

The ispMACH 4000 devices can be programmed across the commercial temperature and voltage range. The PC-based Lattice software facilitates in-system programming of ispMACH 4000 devices. The software takes the JEDEC file output produced by the design implementation software, along with information about the scan chain, and creates a set of vectors used to drive the scan chain. The software can use these vectors to drive a scan chain via the parallel port of a PC. Alternatively, the software can output files in formats understood by common automated test equipment. This equipment can then be used to program ispMACH 4000 devices during the testing of a circuit board.

## User Electronic Signature

The User Electronic Signature (UES) allows the designer to include identification bits or serial numbers inside the device, stored in E<sup>2</sup>CMOS memory. The ispMACH 4000 device contains 32 UES bits that can be configured by the user to store unique data such as ID codes, revision numbers or inventory control codes.

## Security Bit

A programmable security bit is provided on the ispMACH 4000 devices as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, this bit defeats readback of the programmed pattern by a device programmer, securing proprietary designs from competitors. Programming and verification are also defeated by the security bit. The bit can only be reset by erasing the entire device.

## Hot Socketing

The ispMACH 4000 devices are well-suited for applications that require hot socketing capability. Hot socketing a device requires that the device, during power-up and down, can tolerate active signals on the I/Os and inputs without being damaged. Additionally, it requires that the effects of I/O pin loading be minimal on active signals. The ispMACH 4000 devices provide this capability for input voltages in the range 0V to 3.0V.

## Density Migration

The ispMACH 4000 family has been designed to ensure that different density devices in the same package have the same pin-out. Furthermore, the architecture ensures a high success rate when performing design migration from lower density parts to higher density parts. In many cases, it is possible to shift a lower utilization design targeted for a high density device to a lower density device. However, the exact details of the final resource utilization will impact the likely success in each case.

**Absolute Maximum Ratings<sup>1, 2, 3</sup>**

|   | ispMACH 4000C/Z<br>(1.8V) | ispMACH 4000B<br>(2.5V) | ispMACH 4000V<br>(3.3V) |
|---|---------------------------|-------------------------|-------------------------|
| Supply Voltage ( $V_{CC}$ ) . . . . .                           | -0.5 to 2.5V              | -0.5 to 5.5V . . . . .  | -0.5 to 5.5V            |
| Output Supply Voltage ( $V_{CCO}$ ) . . . . .                   | -0.5 to 4.5V              | -0.5 to 4.5V . . . . .  | -0.5 to 4.5V            |
| Input or I/O Tristate Voltage Applied <sup>4, 5</sup> . . . . . | -0.5 to 5.5V              | -0.5 to 5.5V . . . . .  | -0.5 to 5.5V            |
| Storage Temperature . . . . .                                   | -65 to 150°C              | -65 to 150°C . . . . .  | -65 to 150°C            |
| Junction Temperature ( $T_j$ ) with Power Applied . . . . .     | -55 to 150°C              | -55 to 150°C . . . . .  | -55 to 150°C            |

1. Stress above those listed under the “Absolute Maximum Ratings” may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
2. Compliance with Lattice [Thermal Management](#) document is required.
3. All voltages referenced to GND.
4. Undershoot of -2V and overshoot of ( $V_{IH}$  (MAX) + 2V), up to a total pin voltage of 6.0V, is permitted for a duration of < 20ns.
5. Maximum of 64 I/Os per device with  $V_{IN} > 3.6V$  is allowed.

**Recommended Operating Conditions**

| Symbol   | Parameter  | Min.                | Max. | Units |
|----------|--|---------------------|------|-------|
| $V_{CC}$ | ispMACH 4000C  | 1.65                | 1.95 | V     |
|          | ispMACH 4000Z  | 1.7                 | 1.9  | V     |
|          | ispMACH 4000Z, Extended Functional Voltage Operation | 1.6 <sup>1, 2</sup> | 1.9  | V     |
|          | Supply Voltage for 2.5V Devices                      | 2.3                 | 2.7  | V     |
| $T_j$    | Supply Voltage for 3.3V Devices                      | 3.0                 | 3.6  | V     |
|          | Junction Temperature (Commercial)                    | 0                   | 90   | C     |
|          | Junction Temperature (Industrial)                    | -40                 | 105  | C     |
|          | Junction Temperature (Extended)                      | -40                 | 130  | C     |

1. Devices operating at 1.6V can expect performance degradation up to 35%.
2. Applicable for devices with 2004 date codes and later. Contact factory for ordering instructions.

**Erase Reprogram Specifications**

| Parameter             | Min.  | Max. | Units  |
|-----------------------|-------|------|--------|
| Erase/Reprogram Cycle | 1,000 | —    | Cycles |

Note: Valid over commercial temperature range.

**Hot Socketing Characteristics<sup>1, 2, 3</sup>**


| Symbol   | Parameter                    | Condition                                     | Min. | Typ.     | Max.      | Units   |
|----------|------------------------------|---|------|----------|-----------|---------|
| $I_{DK}$ | Input or I/O Leakage Current | $0 \leq V_{IN} \leq 3.0V, T_j = 105^{\circ}C$ | —    | $\pm 30$ | $\pm 150$ | $\mu A$ |
|          |                              | $0 \leq V_{IN} \leq 3.0V, T_j = 130^{\circ}C$ | —    | $\pm 30$ | $\pm 200$ | $\mu A$ |

1. In insensitive to sequence of  $V_{CC}$  or  $V_{CCO}$ . However, assumes monotonic rise/fall rates for  $V_{CC}$  and  $V_{CCO}$ , provided  $(V_{IN} - V_{CCO}) \leq 3.6V$ .
2.  $0 < V_{CC} < V_{CC}$  (MAX),  $0 < V_{CCO} < V_{CCO}$  (MAX).
3.  $I_{DK}$  is additive to  $I_{PU}$ ,  $I_{PD}$  or  $I_{BH}$ . Device defaults to pull-up until fuse circuitry is active.

## Timing Model

The task of determining the timing through the ispMACH 4000 family, like any CPLD, is relatively simple. The timing model provided in Figure 11 shows the specific delay paths. Once the implementation of a given function is determined either conceptually or from the software report file, the delay path of the function can easily be determined from the timing model. The Lattice design tools report the timing delays based on the same timing model for a particular design. Note that the internal timing parameters are given for reference only, and are not tested. The external timing parameters are tested and guaranteed for every device. For more information on the timing model and usage, refer to TN1004, [ispMACH 4000 Timing Model Design and Usage Guidelines](#).

**Figure 11. ispMACH 4000 Timing Model**



Note: Italicized items are optional delay adders.

**ispMACH 4000V/B/C Internal Timing Parameters**

Over Recommended Operating Conditions

| Parameter                    | Description                                      | -2.5 | -2.7 | -3   | -3.5 | Units |
|------------------------------|--|------|------|------|------|-------|
| <b>In/Out Delays</b>         |  |      |      |      |      |       |
| $t_{IN}$                     | Input Buffer Delay                               | —    | 0.60 | —    | 0.60 | —     |
| $t_{GOE}$                    | Global OE Pin Delay                              | —    | 2.04 | —    | 2.54 | —     |
| $t_{GCLK\_IN}$               | Global Clock Input Buffer Delay                  | —    | 0.78 | —    | 1.28 | —     |
| $t_{BUF}$                    | Delay through Output Buffer                      | —    | 0.85 | —    | 0.85 | —     |
| $t_{EN}$                     | Output Enable Time                               | —    | 0.96 | —    | 0.96 | —     |
| $t_{DIS}$                    | Output Disable Time                              | —    | 0.96 | —    | 0.96 | —     |
| <b>Routing/GLB Delays</b>    |  |      |      |      |      |       |
| $t_{ROUTE}$                  | Delay through GRP                                | —    | 0.61 | —    | 0.81 | —     |
| $t_{MCELL}$                  | Macrocell Delay                                  | —    | 0.45 | —    | 0.55 | —     |
| $t_{INREG}$                  | Input Buffer to Macrocell Register Delay         | —    | 0.11 | —    | 0.31 | —     |
| $t_{FBK}$                    | Internal Feedback Delay                          | —    | 0.00 | —    | 0.00 | —     |
| $t_{PDb}$                    | 5-PT Bypass Propagation Delay                    | —    | 0.44 | —    | 0.44 | —     |
| $t_{PDi}$                    | Macrocell Propagation Delay                      | —    | 0.64 | —    | 0.64 | —     |
| <b>Register/Latch Delays</b> |  |      |      |      |      |       |
| $t_S$                        | D-Register Setup Time (Global Clock)             | 0.92 | —    | 1.12 | —    | 1.02  |
| $t_{S\_PT}$                  | D-Register Setup Time (Product Term Clock)       | 1.42 | —    | 1.32 | —    | 1.32  |
| $t_{ST}$                     | T-Register Setup Time (Global Clock)             | 1.12 | —    | 1.32 | —    | 1.22  |
| $t_{ST\_PT}$                 | T-Register Setup Time (Product Term Clock)       | 1.42 | —    | 1.32 | —    | 1.32  |
| $t_H$                        | D-Register Hold Time                             | 0.88 | —    | 0.68 | —    | 0.98  |
| $t_{HT}$                     | T-Register Hold Time                             | 0.88 | —    | 0.68 | —    | 0.98  |
| $t_{SIR}$                    | D-Input Register Setup Time (Global Clock)       | 0.82 | —    | 1.37 | —    | 1.27  |
| $t_{SIR\_PT}$                | D-Input Register Setup Time (Product Term Clock) | 1.45 | —    | 1.45 | —    | 1.45  |
| $t_{HIR}$                    | D-Input Register Hold Time (Global Clock)        | 0.88 | —    | 0.63 | —    | 0.73  |
| $t_{HIR\_PT}$                | D-Input Register Hold Time (Product Term Clock)  | 0.88 | —    | 0.63 | —    | 0.73  |
| $t_{COi}$                    | Register Clock to Output/Feedback MUX Time       | —    | 0.52 | —    | 0.52 | —     |
| $t_{CES}$                    | Clock Enable Setup Time                          | 2.25 | —    | 2.25 | —    | 2.25  |
| $t_{CEH}$                    | Clock Enable Hold Time                           | 1.88 | —    | 1.88 | —    | 1.88  |
| $t_{SL}$                     | Latch Setup Time (Global Clock)                  | 0.92 | —    | 1.12 | —    | 1.02  |
| $t_{SL\_PT}$                 | Latch Setup Time (Product Term Clock)            | 1.42 | —    | 1.32 | —    | 1.32  |
| $t_{HL}$                     | Latch Hold Time                                  | 1.17 | —    | 1.17 | —    | 1.17  |
| $t_{GOi}$                    | Latch Gate to Output/Feedback MUX Time           | —    | 0.33 | —    | 0.33 | —     |

**ispMACH 4000V/B/C Internal Timing Parameters (Cont.)****Over Recommended Operating Conditions**

| Parameter   | Description           | -5   |      | -75  |      | -10  |      | Units |
|-------------|-----------------------|------|------|------|------|------|------|-------|
|             |                       | Min. | Max. | Min. | Max. | Min. | Max. |       |
| $t_{GPTOE}$ | Global PT OE Delay    | —    | 5.58 | —    | 5.58 | —    | 5.78 | ns    |
| $t_{PTOE}$  | Macrocell PT OE Delay | —    | 3.58 | —    | 4.28 | —    | 4.28 | ns    |

Timing v.3.2

Note: Internal Timing Parameters are not tested and are for reference only. Refer to the Timing Model in this data sheet for further details.

**ispMACH 4000Z Internal Timing Parameters (Cont.)**

Over Recommended Operating Conditions

| Parameter                    | Description  | -45  |      | -5   |      | -75  |      | Units |
|------------------------------|--|------|------|------|------|------|------|-------|
|                              |  | Min. | Max. | Min. | Max. | Min. | Max. |       |
| <b>In/Out Delays</b>         |  |      |      |      |      |      |      |       |
| $t_{IN}$                     | Input Buffer Delay   | —    | 0.95 | —    | 1.25 | —    | 1.80 | ns    |
| $t_{GOE}$                    | Global OE Pin Delay  | —    | 3.00 | —    | 3.50 | —    | 4.30 | ns    |
| $t_{GCLK\_IN}$               | Global Clock Input Buffer Delay                                    | —    | 1.95 | —    | 2.05 | —    | 2.15 | ns    |
| $t_{BUF}$                    | Delay through Output Buffer  | —    | 1.10 | —    | 1.00 | —    | 1.30 | ns    |
| $t_{EN}$                     | Output Enable Time   | —    | 2.50 | —    | 2.50 | —    | 2.70 | ns    |
| $t_{DIS}$                    | Output Disable Time  | —    | 2.50 | —    | 2.50 | —    | 2.70 | ns    |
| <b>Routing/GLB Delays</b>    |  |      |      |      |      |      |      |       |
| $t_{ROUTE}$                  | Delay through GRP  | —    | 2.25 | —    | 2.05 | —    | 2.50 | ns    |
| $t_{MCELL}$                  | Macrocell Delay  | —    | 0.65 | —    | 0.65 | —    | 1.00 | ns    |
| $t_{INREG}$                  | Input Buffer to Macrocell Register Delay                           | —    | 1.00 | —    | 1.00 | —    | 1.00 | ns    |
| $t_{FBK}$                    | Internal Feedback Delay  | —    | 0.35 | —    | 0.05 | —    | 0.05 | ns    |
| $t_{PD_b}$                   | 5-PT Bypass Propagation Delay                                      | —    | 0.20 | —    | 0.70 | —    | 1.90 | ns    |
| $t_{PDI}$                    | Macrocell Propagation Delay  | —    | 0.45 | —    | 0.65 | —    | 1.00 | ns    |
| <b>Register/Latch Delays</b> |  |      |      |      |      |      |      |       |
| $t_S$                        | D-Register Setup Time (Global Clock)                               | 1.00 | —    | 1.10 | —    | 1.35 | —    | ns    |
| $t_{S\_PT}$                  | D-Register Setup Time (Product Term Clock)                         | 2.10 | —    | 1.90 | —    | 2.45 | —    | ns    |
| $t_{ST}$                     | T-Register Setup Time (Global Clock)                               | 1.20 | —    | 1.30 | —    | 1.55 | —    | ns    |
| $t_{ST\_PT}$                 | T-register Setup Time (Product Term Clock)                         | 2.30 | —    | 2.10 | —    | 2.75 | —    | ns    |
| $t_H$                        | D-Register Hold Time   | 1.90 | —    | 1.90 | —    | 3.15 | —    | ns    |
| $t_{HT}$                     | T-Resister Hold Time   | 1.90 | —    | 1.90 | —    | 3.15 | —    | ns    |
| $t_{SIR}$                    | D-Input Register Setup Time (Global Clock)                         | 1.30 | —    | 1.10 | —    | 0.75 | —    | ns    |
| $t_{SIR\_PT}$                | D-Input Register Setup Time (Product Term Clock)                   | 1.45 | —    | 1.45 | —    | 1.45 | —    | ns    |
| $t_{HIR}$                    | D-Input Register Hold Time (Global Clock)                          | 1.30 | —    | 1.50 | —    | 1.95 | —    | ns    |
| $t_{HIR\_PT}$                | D-Input Register Hold Time (Product Term Clock)                    | 1.00 | —    | 1.00 | —    | 1.18 | —    | ns    |
| $t_{COi}$                    | Register Clock to Output/Feedback MUX Time                         | —    | 0.75 | —    | 1.15 | —    | 1.05 | ns    |
| $t_{CES}$                    | Clock Enable Setup Time  | 2.00 | —    | 2.00 | —    | 2.00 | —    | ns    |
| $t_{CEH}$                    | Clock Enable Hold Time   | 0.00 | —    | 0.00 | —    | 0.00 | —    | ns    |
| $t_{SL}$                     | Latch Setup Time (Global Clock)                                    | 1.00 | —    | 1.00 | —    | 1.65 | —    | ns    |
| $t_{SL\_PT}$                 | Latch Setup Time (Product Term Clock)                              | 2.10 | —    | 1.90 | —    | 2.15 | —    | ns    |
| $t_{HL}$                     | Latch Hold Time  | 2.00 | —    | 2.00 | —    | 1.17 | —    | ns    |
| $t_{GOi}$                    | Latch Gate to Output/Feedback MUX Time                             | —    | 0.33 | —    | 0.33 | —    | 0.33 | ns    |
| $t_{PDLi}$                   | Propagation Delay through Transparent Latch to Output/Feedback MUX | —    | 0.25 | —    | 0.25 | —    | 0.25 | ns    |
| $t_{SRi}$                    | Asynchronous Reset or Set to Output/Feedback MUX Delay             | —    | 0.97 | —    | 0.97 | —    | 0.28 | ns    |
| $t_{SRR}$                    | Asynchronous Reset or Set Recovery Delay                           | —    | 1.80 | —    | 1.80 | —    | 1.67 | ns    |
| <b>Control Delays</b>        |  |      |      |      |      |      |      |       |
| $t_{BCLK}$                   | GLB PT Clock Delay   | —    | 1.55 | —    | 1.55 | —    | 1.25 | ns    |
| $t_{PTCLK}$                  | Macrocell PT Clock Delay   | —    | 1.55 | —    | 1.55 | —    | 1.25 | ns    |
| $t_{BSR}$                    | GLB PT Set/Reset Delay   | —    | 1.83 | —    | 1.83 | —    | 1.83 | ns    |
| $t_{PTSR}$                   | Macrocell PT Set/Reset Delay                                       | —    | 1.83 | —    | 1.83 | —    | 2.72 | ns    |
| $t_{GPTOE}$                  | Global PT OE Delay   | —    | 4.30 | —    | 4.20 | —    | 3.50 | ns    |

**ispMACH 4000Z Timing Adders<sup>1</sup>**

| Adder Type                              | Base Parameter  | Description                                | -35  |      | -37  |      | -42  |      | Units |
|---|---|--|------|------|------|------|------|------|-------|
|   |   |  | Min. | Max. | Min. | Max. | Min. | Max. |       |
| <b>Optional Delay Adders</b>            |   |  |      |      |      |      |      |      |       |
| t <sub>INDIO</sub>                      | t <sub>INREG</sub>  | Input register delay                       | —    | 1.00 | —    | 1.00 | —    | 1.30 | ns    |
| t <sub>EXP</sub>                        | t <sub>MCELL</sub>  | Product term expander delay                | —    | 0.40 | —    | 0.40 | —    | 0.45 | ns    |
| t <sub>ORP</sub>                        | —   | Output routing pool delay                  | —    | 0.40 | —    | 0.40 | —    | 0.40 | ns    |
| t <sub>BLA</sub>                        | t <sub>ROUTE</sub>  | Additional block loading adder             | —    | 0.04 | —    | 0.05 | —    | 0.05 | ns    |
| <b>t<sub>IOI</sub> Input Adjusters</b>  |   |  |      |      |      |      |      |      |       |
| LVTTL_in                                | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub> | Using LVTTL standard                       | —    | 0.60 | —    | 0.60 | —    | 0.60 | ns    |
| LVCMOS33_in                             | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub> | Using LVCMOS 3.3 standard                  | —    | 0.60 | —    | 0.60 | —    | 0.60 | ns    |
| LVCMOS25_in                             | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub> | Using LVCMOS 2.5 standard                  | —    | 0.60 | —    | 0.60 | —    | 0.60 | ns    |
| LVCMOS18_in                             | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub> | Using LVCMOS 1.8 standard                  | —    | 0.00 | —    | 0.00 | —    | 0.00 | ns    |
| PCI_in                                  | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub> | Using PCI compatible input                 | —    | 0.60 | —    | 0.60 | —    | 0.60 | ns    |
| <b>t<sub>IOO</sub> Output Adjusters</b> |   |  |      |      |      |      |      |      |       |
| LVTTL_out                               | t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>     | Output configured as TTL buffer            | —    | 0.20 | —    | 0.20 | —    | 0.20 | ns    |
| LVCMOS33_out                            | t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>     | Output configured as 3.3V buffer           | —    | 0.20 | —    | 0.20 | —    | 0.20 | ns    |
| LVCMOS25_out                            | t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>     | Output configured as 2.5V buffer           | —    | 0.10 | —    | 0.10 | —    | 0.10 | ns    |
| LVCMOS18_out                            | t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>     | Output configured as 1.8V buffer           | —    | 0.00 | —    | 0.00 | —    | 0.00 | ns    |
| PCI_out                                 | t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>     | Output configured as PCI compatible buffer | —    | 0.20 | —    | 0.20 | —    | 0.20 | ns    |
| Slow Slew                               | t <sub>BUF</sub> , t <sub>EN</sub>                        | Output configured for slow slew rate       | —    | 1.00 | —    | 1.00 | —    | 1.00 | ns    |

Note: Open drain timing is the same as corresponding LVCMOS timing.

Timing v.2.2

1. Refer to TN1004, [ispMACH 4000 Timing Model Design and Usage Guidelines](#) for information regarding the use of these adders.

**ispMACH 4000V/B/C/Z Power Supply and NC Connections<sup>1</sup> (Cont.)**

| Signal                 | 132-ball csBGA <sup>7</sup>   | 144-pin TQFP <sup>4</sup>   | 176-pin TQFP <sup>4</sup>             | 256-ball ftBGA/fpBGA <sup>2, 3, 7, 9</sup>  |
|------------------------|---|---|---------------------------------------|---|
| VCC                    | P1, A14, B7, N8   | 36, 57, 108, 129  | 42, 69, 88, 130, 157, 176             | B2, B15, G8, G9, K8, K9, R2, R15  |
| VCCO0<br>VCCO (Bank 0) | G3, P5, C1 <sup>8</sup> , M2 <sup>8</sup> , C5  | 3, 19, 34, 47, 136  | 4, 22, 40, 56, 166                    | D6, F4, H7, J7, L4, N6  |
| VCCO1<br>VCCO (Bank 1) | M10, M14 <sup>8</sup> , H12, A10, C13 <sup>8</sup>  | 64, 75, 91, 106, 119  | 78, 92, 110, 128, 144                 | D11, F13, H10, J10, L13, N11  |
| GND                    | B1, P2, N14, A13  | 1, 37, 73, 109  | 2, 46 <sup>5</sup> , 65, 90, 134, 153 | A1, A16, C6, C11, F3, F14, G7, G10, H8, H9, J8, J9, K7, K10, L3, L14, P6, P11, T1, T16  |
| GND (Bank 0)           | E2, K2, N4, B4  | 10, 18 <sup>6</sup> , 27, 46, 127, 137  | 13, 31, 55, 155, 167                  |   |
| GND (Bank 1)           | N11, K13, E13, B11  | 55, 65, 82, 90 <sup>6</sup> , 99, 118   | 67, 79, 101, 119, 143                 |   |
| NC                     | <b>4064Z:</b> C1, C3, E1, E3, H2, J3, K1, M2, M4, N5, P7, P8, M8, P10, P11, P14, M12, K14, K12, G13, G14, E14, C13, B13, B10, C10, A7, B5, A5, A4, A1<br><br><b>4128Z:</b> P8, A7 | <b>4128V:</b> 17, 20, 38, 45, 72, 89, 92, 110, 117, 144<br><br><b>4256V:</b> 18, 90 | 1, 43, 44, 45, 89, 131, 132, 133      | <b>4256V/B/C, 128 I/O:</b> A4, A5, A6, A11, A12, A13, A15, B5, B6, B11, B12, B14, C7, D1, D4, D5, D10, D12, D16, E1, E2, E4, E5, E7, E10, E13, E14, E15, E16, F1, F2, F15, F16, G1, G4, G5, G6, G12, G13, G14, J11, K3, K4, K15, L1, L2, L12, L15, L16, M1, M2, M3, M4, M5, M12, M13, M15, M16, N1, N2, N7, N10, N12, N14, P5, P12, R4, R5, R6, R11, R12, R16, T2, T4, T5, T6, T11, T12, T13, T15<br><br><b>4256V/B/C, 160 I/O:</b> A5, A12, A15, B5, B6, B11, B12, B14, D4, D5, D12, E1, E4, E5, E13, E15, E16, F1, F2, F15, G1, G5, G12, G14, L1, L2, L12, L15, L16, M1, M2, M3, M12, M16, N1, N12, N14, P5, P12, R4, R5, R6, R11, R12, R16, T4, T5, T12, T15<br><br><b>4384V/B/C:</b> B5, B12, D5, D12, E1, E15, E16, F2, L12, M1, M2, M16, N12, R5, R12, T4<br><br><b>4512V/B/C:</b> None |

1. All grounds must be electrically connected at the board level. However, for the purposes of I/O current loading, grounds are associated with the bank shown.
2. Internal GNDs and I/O GNDs (Bank 0/1) are connected inside package.
3. V<sub>CCO</sub> balls connect to two power planes within the package, one for V<sub>CCO0</sub> and one for V<sub>CCO1</sub>.
4. Pin orientation follows the conventional order from pin 1 marking of the top side view and counter-clockwise.
5. ispMACH 4384V/B/C pin 46 is tied to GND (Bank 0).
6. ispMACH 4128V only.
7. Pin orientation A1 starts from the upper left corner of the top side view with alphabetical order ascending vertically and numerical order ascending horizontally.
8. ispMACH 4128Z and 4256Z only. NC for ispMACH 4064Z.
9. Use 256 ftBGA package for all new designs. Refer to PCN#14A-07 for 256 fpBGA package discontinuance.

**ispMACH 4032Z and 4064Z Logic Signal Connections: 56-Ball csBGA (Cont.)**

| Ball Number | Bank Number | ispMACH 4032Z   |      | ispMACH 4064Z  |     |
|-------------|-------------|-----------------|------|----------------|-----|
|             |             | GLB/MC/Pad      | ORP  | GLB/MC/Pad     | ORP |
| K5          | 0           | A15             | A^15 | B0             | B^0 |
| H6          | 0           | CLK1/I          | -    | CLK1/I         | -   |
| K6          | 1           | CLK2/I          | -    | CLK2/I         | -   |
| H7          | 1           | B0              | B^0  | C0             | C^0 |
| K7          | 1           | B1              | B^1  | C1             | C^1 |
| K8          | 1           | B2              | B^2  | C2             | C^2 |
| K9          | 1           | B3              | B^3  | C4             | C^3 |
| K10         | 1           | B4              | B^4  | C6             | C^4 |
| J10         | -           | TMS             | -    | TMS            | -   |
| H8          | 1           | B5              | B^5  | C8             | C^5 |
| H10         | 1           | B6              | B^6  | C10            | C^6 |
| G10         | 1           | B7              | B^7  | C11            | C^7 |
| G8          | 1           | GND (Bank 1)    | -    | GND (Bank 1)   | -   |
| F8          | 1           | NC <sup>1</sup> | -    | I <sup>1</sup> | -   |
| F10         | 1           | NC <sup>1</sup> | -    | I <sup>1</sup> | -   |
| E8          | 1           | VCCO (Bank 1)   | -    | VCCO (Bank 1)  | -   |
| E10         | 1           | B8              | B^8  | D15            | D^7 |
| D8          | 1           | B9              | B^9  | D12            | D^6 |
| D10         | 1           | B10             | B^10 | D10            | D^5 |
| C10         | 1           | B11             | B^11 | D8             | D^4 |
| B10         | 1           | NC <sup>1</sup> | -    | I <sup>1</sup> | -   |
| A10         | -           | TDO             | -    | TDO            | -   |
| A9          | -           | VCC             | -    | VCC            | -   |
| C8          | -           | GND             | -    | GND            | -   |
| A8          | 1           | NC <sup>1</sup> | -    | I <sup>1</sup> | -   |
| A7          | 1           | B12             | B^12 | D6             | D^3 |
| C7          | 1           | B13             | B^13 | D4             | D^2 |
| C6          | 1           | B14             | B^14 | D2             | D^1 |
| A6          | 1           | B15/GOE1        | B^15 | D0/GOE1        | D^0 |
| C5          | 1           | CLK3/I          | -    | CLK3/I         | -   |
| A5          | 0           | CLK0/I          | -    | CLK0/I         | -   |
| C4          | 0           | A0/GOE0         | A^0  | A0/GOE0        | A^0 |
| A4          | 0           | A1              | A^1  | A1             | A^1 |
| A3          | 0           | A2              | A^2  | A2             | A^2 |
| A2          | 0           | A3              | A^3  | A4             | A^3 |
| A1          | 0           | A4              | A^4  | A6             | A^4 |

1. For device migration considerations, these NC pins are input signal pins in ispMACH 4064Z devices.

**ispMACH 4064V/B/C/Z, 4128V/B/C/Z, 4256V/B/C/Z Logic Signal Connections:  
100-Pin TQFP (Cont.)**

| Pin Number | Bank Number | ispMACH 4064V/B/C/Z |      | ispMACH 4128V/B/C/Z |     | ispMACH 4256V/B/C/Z |     |
|------------|-------------|---------------------|------|---------------------|-----|---------------------|-----|
|            |             | GLB/MC/Pad          | ORP  | GLB/MC/Pad          | ORP | GLB/MC/Pad          | ORP |
| 42         | 1           | C1                  | C^1  | E2                  | E^1 | I6                  | I^1 |
| 43         | 1           | C2                  | C^2  | E4                  | E^2 | I10                 | I^2 |
| 44         | 1           | C3                  | C^3  | E6                  | E^3 | I12                 | I^3 |
| 45         | 1           | VCCO (Bank 1)       | -    | VCCO (Bank 1)       | -   | VCCO (Bank 1)       | -   |
| 46         | 1           | GND (Bank 1)        | -    | GND (Bank 1)        | -   | GND (Bank 1)        | -   |
| 47         | 1           | C4                  | C^4  | E8                  | E^4 | J2                  | J^0 |
| 48         | 1           | C5                  | C^5  | E10                 | E^5 | J6                  | J^1 |
| 49         | 1           | C6                  | C^6  | E12                 | E^6 | J10                 | J^2 |
| 50         | 1           | C7                  | C^7  | E14                 | E^7 | J12                 | J^3 |
| 51         | -           | GND                 | -    | GND                 | -   | GND                 | -   |
| 52         | -           | TMS                 | -    | TMS                 | -   | TMS                 | -   |
| 53         | 1           | C8                  | C^8  | F0                  | F^0 | K12                 | K^3 |
| 54         | 1           | C9                  | C^9  | F2                  | F^1 | K10                 | K^2 |
| 55         | 1           | C10                 | C^10 | F4                  | F^2 | K6                  | K^1 |
| 56         | 1           | C11                 | C^11 | F6                  | F^3 | K2                  | K^0 |
| 57         | 1           | GND (Bank 1)        | -    | GND (Bank 1)        | -   | GND (Bank 1)        | -   |
| 58         | 1           | C12                 | C^12 | F8                  | F^4 | L12                 | L^3 |
| 59         | 1           | C13                 | C^13 | F10                 | F^5 | L10                 | L^2 |
| 60         | 1           | C14                 | C^14 | F12                 | F^6 | L6                  | L^1 |
| 61         | 1           | C15                 | C^15 | F13                 | F^7 | L4                  | L^0 |
| 62*        | 1           | I                   | -    | I                   | -   | I                   | -   |
| 63         | 1           | VCCO (Bank 1)       | -    | VCCO (Bank 1)       | -   | VCCO (Bank 1)       | -   |
| 64         | 1           | D15                 | D^15 | G14                 | G^7 | M4                  | M^0 |
| 65         | 1           | D14                 | D^14 | G12                 | G^6 | M6                  | M^1 |
| 66         | 1           | D13                 | D^13 | G10                 | G^5 | M10                 | M^2 |
| 67         | 1           | D12                 | D^12 | G8                  | G^4 | M12                 | M^3 |
| 68         | 1           | GND (Bank 1)        | -    | GND (Bank 1)        | -   | GND (Bank 1)        | -   |
| 69         | 1           | D11                 | D^11 | G6                  | G^3 | N2                  | N^0 |
| 70         | 1           | D10                 | D^10 | G5                  | G^2 | N6                  | N^1 |
| 71         | 1           | D9                  | D^9  | G4                  | G^1 | N10                 | N^2 |
| 72         | 1           | D8                  | D^8  | G2                  | G^0 | N12                 | N^3 |
| 73*        | 1           | I                   | -    | I                   | -   | I                   | -   |
| 74         | -           | TDO                 | -    | TDO                 | -   | TDO                 | -   |
| 75         | -           | VCC                 | -    | VCC                 | -   | VCC                 | -   |
| 76         | -           | GND                 | -    | GND                 | -   | GND                 | -   |
| 77*        | 1           | I                   | -    | I                   | -   | I                   | -   |
| 78         | 1           | D7                  | D^7  | H13                 | H^7 | O12                 | O^3 |
| 79         | 1           | D6                  | D^6  | H12                 | H^6 | O10                 | O^2 |
| 80         | 1           | D5                  | D^5  | H10                 | H^5 | O6                  | O^1 |
| 81         | 1           | D4                  | D^4  | H8                  | H^4 | O2                  | O^0 |
| 82         | 1           | GND (Bank 1)        | -    | GND (Bank 1)        | -   | GND (Bank 1)        | -   |

**ispMACH 4128V/B/C Logic Signal Connections: 128-Pin TQFP (Cont.)**

| Pin Number | Bank Number | ispMACH 4128V/B/C |      |
|------------|-------------|-------------------|------|
|            |             | GLB/MC/Pad        | ORP  |
| 19         | 0           | C13               | C^10 |
| 20         | 0           | C12               | C^9  |
| 21         | 0           | C10               | C^8  |
| 22         | 0           | C9                | C^7  |
| 23         | 0           | C8                | C^6  |
| 24         | 0           | GND (Bank 0)      | -    |
| 25         | 0           | C6                | C^5  |
| 26         | 0           | C5                | C^4  |
| 27         | 0           | C4                | C^3  |
| 28         | 0           | C2                | C^2  |
| 29         | 0           | C0                | C^0  |
| 30         | 0           | VCCO (Bank 0)     | -    |
| 31         | 0           | TCK               | -    |
| 32         | 0           | VCC               | -    |
| 33         | 0           | GND               | -    |
| 34         | 0           | D14               | D^11 |
| 35         | 0           | D13               | D^10 |
| 36         | 0           | D12               | D^9  |
| 37         | 0           | D10               | D^8  |
| 38         | 0           | D9                | D^7  |
| 39         | 0           | D8                | D^6  |
| 40         | 0           | GND (Bank 0)      | -    |
| 41         | 0           | VCCO (Bank 0)     | -    |
| 42         | 0           | D6                | D^5  |
| 43         | 0           | D5                | D^4  |
| 44         | 0           | D4                | D^3  |
| 45         | 0           | D2                | D^2  |
| 46         | 0           | D1                | D^1  |
| 47         | 0           | D0                | D^0  |
| 48         | 0           | CLK1/I            | -    |
| 49         | 1           | GND (Bank 1)      | -    |
| 50         | 1           | CLK2/I            | -    |
| 51         | 1           | VCC               | -    |
| 52         | 1           | E0                | E^0  |
| 53         | 1           | E1                | E^1  |
| 54         | 1           | E2                | E^2  |
| 55         | 1           | E4                | E^3  |
| 56         | 1           | E5                | E^4  |
| 57         | 1           | E6                | E^5  |
| 58         | 1           | VCCO (Bank 1)     | -    |
| 59         | 1           | GND (Bank 1)      | -    |
| 60         | 1           | E8                | E^6  |
| 61         | 1           | E9                | E^7  |

**ispMACH 4256V/B/C/Z, 4384V/B/C, 4512V/B/C, Logic Signal Connections:  
176-Pin TQFP (Cont.)**

| Pin Number | Bank Number | ispMACH 4256V/B/C/Z |     | ispMACH 4384V/B/C |      | ispMACH 4512V/B/C |      |
|------------|-------------|---------------------|-----|-------------------|------|-------------------|------|
|            |             | GLB/MC/Pad          | ORP | GLB/MC/Pad        | ORP  | GLB/MC/Pad        | ORP  |
| 142        | 1           | O0                  | O^0 | GX0               | GX^0 | OX0               | OX^0 |
| 143        | 1           | GND (Bank 1)        | -   | GND (Bank 1)      | -    | GND (Bank 1)      | -    |
| 144        | 1           | VCCO (Bank 1)       | -   | VCCO (Bank 1)     | -    | VCCO (Bank 1)     | -    |
| 145        | 1           | P14                 | P^7 | HX14              | HX^7 | PX14              | PX^7 |
| 146        | 1           | P12                 | P^6 | HX12              | HX^6 | PX12              | PX^6 |
| 147        | 1           | P10                 | P^5 | HX10              | HX^5 | PX10              | PX^5 |
| 148        | 1           | P8                  | P^4 | HX8               | HX^4 | PX8               | PX^4 |
| 149        | 1           | P6                  | P^3 | HX6               | HX^3 | PX6               | PX^3 |
| 150        | 1           | P4                  | P^2 | HX4               | HX^2 | PX4               | PX^2 |
| 151        | 1           | P2/GOE1             | P^1 | HX2/GOE1          | HX^1 | PX2/GOE1          | PX^1 |
| 152        | 1           | P0                  | P^0 | HX0               | HX^0 | PX0               | PX^0 |
| 153        | -           | GND                 | -   | GND               | -    | GND               | -    |
| 154        | 1           | CLK3/I              | -   | CLK3/I            | -    | CLK3/I            | -    |
| 155        | 0           | GND (Bank 0)        | -   | GND (Bank 0)      | -    | GND (Bank 0)      | -    |
| 156        | 0           | CLK0/I              | -   | CLK0/I            | -    | CLK0/I            | -    |
| 157        | -           | VCC                 | -   | VCC               | -    | VCC               | -    |
| 158        | 0           | A0                  | A^0 | A0                | A^0  | A0                | A^0  |
| 159        | 0           | A2/GOE0             | A^1 | A2/GOE0           | A^1  | A2//GOE0          | A^1  |
| 160        | 0           | A4                  | A^2 | A4                | A^2  | A4                | A^2  |
| 161        | 0           | A6                  | A^3 | A6                | A^3  | A6                | A^3  |
| 162        | 0           | A8                  | A^4 | A8                | A^4  | A8                | A^4  |
| 163        | 0           | A10                 | A^5 | A10               | A^5  | A10               | A^5  |
| 164        | 0           | A12                 | A^6 | A12               | A^6  | A12               | A^6  |
| 165        | 0           | A14                 | A^7 | A14               | A^7  | A14               | A^7  |
| 166        | 0           | VCCO (Bank 0)       | -   | VCCO (Bank 0)     | -    | VCCO (Bank 0)     | -    |
| 167        | 0           | GND (Bank 0)        | -   | GND (Bank 0)      | -    | GND (Bank 0)      | -    |
| 168        | 0           | B0                  | B^0 | B0                | B^0  | B0                | B^0  |
| 169        | 0           | B2                  | B^1 | B2                | B^1  | B2                | B^1  |
| 170        | 0           | B4                  | B^2 | B4                | B^2  | B4                | B^2  |
| 171        | 0           | B6                  | B^3 | B6                | B^3  | B6                | B^3  |
| 172        | 0           | B8                  | B^4 | B8                | B^4  | B8                | B^4  |
| 173        | 0           | B10                 | B^5 | B10               | B^5  | B10               | B^5  |
| 174        | 0           | B12                 | B^6 | B12               | B^6  | B12               | B^6  |
| 175        | 0           | B14                 | B^7 | B14               | B^7  | B14               | B^7  |
| 176        | -           | VCC                 | -   | VCC               | -    | VCC               | -    |

**ispMACH 4256V/B/C, 4384V/B/C, 4512V/B/C Logic Signal Connections:  
256-Ball ftBGA/fpBGA (Cont.)**

| Ball Number | I/O Bank | ispMACH 4256V/B/C<br>128-I/O |     | ispMACH 4256V/B/C<br>160-I/O |     | ispMACH 4384V/B/C |      | ispMACH 4512V/B/C |      |
|-------------|----------|------------------------------|-----|------------------------------|-----|-------------------|------|-------------------|------|
|             |          | GLB/MC/Pad                   | ORP | GLB/MC/Pad                   | ORP | GLB/MC/Pad        | ORP  | GLB/MC/Pad        | ORP  |
| H15         | 1        | M2                           | M^1 | M1                           | M^1 | DX2               | DX^1 | JX2               | JX^1 |
| H14         | 1        | M4                           | M^2 | M2                           | M^2 | DX4               | DX^2 | JX4               | JX^2 |
| H13         | 1        | M6                           | M^3 | M4                           | M^3 | DX6               | DX^3 | JX6               | JX^3 |
| G16         | 1        | M8                           | M^4 | M6                           | M^4 | DX8               | DX^4 | JX8               | JX^4 |
| H12         | 1        | M10                          | M^5 | M8                           | M^5 | DX10              | DX^5 | JX10              | JX^5 |
| G15         | 1        | M12                          | M^6 | M9                           | M^6 | DX12              | DX^6 | JX12              | JX^6 |
| H11         | 1        | M14                          | M^7 | M10                          | M^7 | DX14              | DX^7 | JX14              | JX^7 |
| F16         | 1        | NC                           | -   | M12                          | M^8 | CX0               | CX^0 | IX0               | IX^0 |
| G13         | 1        | NC                           | -   | M14                          | M^9 | CX2               | CX^1 | IX4               | IX^1 |
| G14         | 1        | NC                           | -   | NC                           | -   | EX14              | EX^7 | KX0               | KX^0 |
| F15         | 1        | NC                           | -   | NC                           | -   | EX12              | EX^6 | KX2               | KX^1 |
| E16         | 1        | NC                           | -   | NC                           | -   | NC                | -    | KX4               | KX^2 |
| -           | 1        | GND (Bank 1)                 | -   | GND (Bank 1)                 | -   | GND (Bank 1)      | -    | GND (Bank 1)      | -    |
| -           | 1        | -                            | -   | VCCO (Bank 1)                | -   | VCCO (Bank 1)     | -    | VCCO (Bank 1)     | -    |
| E15         | 1        | NC                           | -   | NC                           | -   | NC                | -    | KX6               | KX^3 |
| G12         | 1        | NC                           | -   | NC                           | -   | EX10              | EX^5 | KX8               | KX^4 |
| E13         | 1        | NC                           | -   | NC                           | -   | EX8               | EX^4 | KX10              | KX^5 |
| D16         | 1        | NC                           | -   | N0                           | N^0 | CX4               | CX^2 | IX8               | IX^2 |
| E14         | 1        | NC                           | -   | N1                           | N^1 | CX6               | CX^3 | IX12              | IX^3 |
| G11         | 1        | N0                           | N^0 | N2                           | N^2 | FX0               | FX^0 | NX0               | NX^0 |
| D15         | 1        | N2                           | N^1 | N4                           | N^3 | FX2               | FX^1 | NX2               | NX^1 |
| F11         | 1        | N4                           | N^2 | N6                           | N^4 | FX4               | FX^2 | NX4               | NX^2 |
| C16         | 1        | N6                           | N^3 | N8                           | N^5 | FX6               | FX^3 | NX6               | NX^3 |
| F12         | 1        | N8                           | N^4 | N9                           | N^6 | FX8               | FX^4 | NX8               | NX^4 |
| D14         | 1        | N10                          | N^5 | N10                          | N^7 | FX10              | FX^5 | NX10              | NX^5 |
| C15         | 1        | N12                          | N^6 | N12                          | N^8 | FX12              | FX^6 | NX12              | NX^6 |
| B16         | 1        | N14                          | N^7 | N14                          | N^9 | FX14              | FX^7 | NX14              | NX^7 |
| -           | 1        | VCCO (Bank 1)                | -   | VCCO (Bank 1)                | -   | VCCO (Bank 1)     | -    | VCCO (Bank 1)     | -    |
| C14         | -        | TDO                          | -   | TDO                          | -   | TDO               | -    | TDO               | -    |
| -           | -        | VCC                          | -   | VCC                          | -   | VCC               | -    | VCC               | -    |
| -           | -        | GND                          | -   | GND                          | -   | GND               | -    | GND               | -    |
| -           | 1        | -                            | -   | GND (Bank 1)                 | -   | GND (Bank 1)      | -    | GND (Bank 1)      | -    |
| A15         | 1        | NC                           | -   | NC                           | -   | EX6               | EX^3 | KX12              | KX^6 |
| B14         | 1        | NC                           | -   | NC                           | -   | EX4               | EX^2 | KX14              | KX^7 |
| E12         | 1        | O14                          | O^7 | O14                          | O^9 | GX14              | GX^7 | OX14              | OX^7 |
| A14         | 1        | O12                          | O^6 | O12                          | O^8 | GX12              | GX^6 | OX12              | OX^6 |
| C13         | 1        | O10                          | O^5 | O10                          | O^7 | GX10              | GX^5 | OX10              | OX^5 |
| D13         | 1        | O8                           | O^4 | O9                           | O^6 | GX8               | GX^4 | OX8               | OX^4 |
| E11         | 1        | O6                           | O^3 | O8                           | O^5 | GX6               | GX^3 | OX6               | OX^3 |
| B13         | 1        | O4                           | O^2 | O6                           | O^4 | GX4               | GX^2 | OX4               | OX^2 |
| F10         | 1        | O2                           | O^1 | O4                           | O^3 | GX2               | GX^1 | OX2               | OX^1 |

## ispMACH 4000ZC (1.8V, Zero Power) Industrial Devices (Cont.)

| Device   | Part Number      | Macrocells | Voltage | t <sub>PD</sub> | Package | Pin/Ball Count | I/O | Grade |
|----------|------------------|------------|---------|-----------------|---------|----------------|-----|-------|
| LC4064ZC | LC4064ZC-5M132I  | 64         | 1.8     | 5               | csBGA   | 132            | 64  | I     |
|          | LC4064ZC-75M132I | 64         | 1.8     | 7.5             | csBGA   | 132            | 64  | I     |
|          | LC4064ZC-5T100I  | 64         | 1.8     | 5               | TQFP    | 100            | 64  | I     |
|          | LC4064ZC-75T100I | 64         | 1.8     | 7.5             | TQFP    | 100            | 64  | I     |
|          | LC4064ZC-5M56I   | 64         | 1.8     | 5               | csBGA   | 56             | 34  | I     |
|          | LC4064ZC-75M56I  | 64         | 1.8     | 7.5             | csBGA   | 56             | 34  | I     |
|          | LC4064ZC-5T48I   | 64         | 1.8     | 5               | TQFP    | 48             | 32  | I     |
|          | LC4064ZC-75T48I  | 64         | 1.8     | 7.5             | TQFP    | 48             | 32  | I     |
| LC4128ZC | LC4128ZC-75M132I | 128        | 1.8     | 7.5             | csBGA   | 132            | 96  | I     |
|          | LC4128ZC-75T100I | 128        | 1.8     | 7.5             | TQFP    | 100            | 64  | I     |
| LC4256ZC | LC4256ZC-75T176I | 256        | 1.8     | 7.5             | TQFP    | 176            | 128 | I     |
|          | LC4256ZC-75M132I | 256        | 1.8     | 7.5             | csBGA   | 132            | 96  | I     |
|          | LC4256ZC-75T100I | 256        | 1.8     | 7.5             | TQFP    | 100            | 64  | I     |

## ispMACH 4000ZC (1.8V, Zero Power) Extended Temperature Devices

| Family   | Part Number      | Macrocells | Voltage | t <sub>PD</sub> | Package | Pin/Ball Count | I/O | Grade |
|----------|------------------|------------|---------|-----------------|---------|----------------|-----|-------|
| LC4032ZC | LC4032ZC-75T48E  | 32         | 1.8     | 7.5             | TQFP    | 48             | 32  | E     |
| LC4064ZC | LC4064ZC-75T100E | 64         | 1.8     | 7.5             | TQFP    | 100            | 64  | E     |
|          | LC4064ZC-75T48E  | 64         | 1.8     | 7.5             | TQFP    | 48             | 32  | E     |
| LC4128ZC | LC4128ZC-75T100E | 128        | 1.8     | 7.5             | TQFP    | 100            | 64  | E     |
| LC4256ZC | LC4256ZC-75T176E | 256        | 1.8     | 7.5             | TQFP    | 176            | 128 | E     |
|          | LC4256ZC-75T100E | 256        | 1.8     | 7.5             | TQFP    | 100            | 64  | E     |

## ispMACH 4000C (1.8V) Commercial Devices

| Device  | Part Number     | Macrocells | Voltage | t <sub>PD</sub> | Package | Pin/Ball Count | I/O | Grade |
|---------|-----------------|------------|---------|-----------------|---------|----------------|-----|-------|
| LC4032C | LC4032C-25T48C  | 32         | 1.8     | 2.5             | TQFP    | 48             | 32  | C     |
|         | LC4032C-5T48C   | 32         | 1.8     | 5               | TQFP    | 48             | 32  | C     |
|         | LC4032C-75T48C  | 32         | 1.8     | 7.5             | TQFP    | 48             | 32  | C     |
|         | LC4032C-25T44C  | 32         | 1.8     | 2.5             | TQFP    | 44             | 30  | C     |
|         | LC4032C-5T44C   | 32         | 1.8     | 5               | TQFP    | 44             | 30  | C     |
|         | LC4032C-75T44C  | 32         | 1.8     | 7.5             | TQFP    | 44             | 30  | C     |
| LC4064C | LC4064C-25T100C | 64         | 1.8     | 2.5             | TQFP    | 100            | 64  | C     |
|         | LC4064C-5T100C  | 64         | 1.8     | 5               | TQFP    | 100            | 64  | C     |
|         | LC4064C-75T100C | 64         | 1.8     | 7.5             | TQFP    | 100            | 64  | C     |
|         | LC4064C-25T48C  | 64         | 1.8     | 2.5             | TQFP    | 48             | 32  | C     |
|         | LC4064C-5T48C   | 64         | 1.8     | 5               | TQFP    | 48             | 32  | C     |
|         | LC4064C-75T48C  | 64         | 1.8     | 7.5             | TQFP    | 48             | 32  | C     |
|         | LC4064C-25T44C  | 64         | 1.8     | 2.5             | TQFP    | 44             | 30  | C     |
|         | LC4064C-5T44C   | 64         | 1.8     | 5               | TQFP    | 44             | 30  | C     |
|         | LC4064C-75T44C  | 64         | 1.8     | 7.5             | TQFP    | 44             | 30  | C     |

## ispMACH 4000C (1.8V) Industrial Devices

| Family  | Part Number                   | Macrocells | Voltage | t <sub>PD</sub> | Package | Pin/Ball Count | I/O | Grade |
|---------|-------------------------------|------------|---------|-----------------|---------|----------------|-----|-------|
| LC4032C | LC4032C-5T48I                 | 32         | 1.8     | 5               | TQFP    | 48             | 32  | I     |
|         | LC4032C-75T48I                | 32         | 1.8     | 7.5             | TQFP    | 48             | 32  | I     |
|         | LC4032C-10T48I                | 32         | 1.8     | 10              | TQFP    | 48             | 32  | I     |
|         | LC4032C-5T44I                 | 32         | 1.8     | 5               | TQFP    | 44             | 30  | I     |
|         | LC4032C-75T44I                | 32         | 1.8     | 7.5             | TQFP    | 44             | 30  | I     |
|         | LC4032C-10T44I                | 32         | 1.8     | 10              | TQFP    | 44             | 30  | I     |
| LC4064C | LC4064C-5T100I                | 64         | 1.8     | 5               | TQFP    | 100            | 64  | I     |
|         | LC4064C-75T100I               | 64         | 1.8     | 7.5             | TQFP    | 100            | 64  | I     |
|         | LC4064C-10T100I               | 64         | 1.8     | 10              | TQFP    | 100            | 64  | I     |
|         | LC4064C-5T48I                 | 64         | 1.8     | 5               | TQFP    | 48             | 32  | I     |
|         | LC4064C-75T48I                | 64         | 1.8     | 7.5             | TQFP    | 48             | 32  | I     |
|         | LC4064C-10T48I                | 64         | 1.8     | 10              | TQFP    | 48             | 32  | I     |
|         | LC4064C-5T44I                 | 64         | 1.8     | 5               | TQFP    | 44             | 30  | I     |
|         | LC4064C-75T44I                | 64         | 1.8     | 7.5             | TQFP    | 44             | 30  | I     |
|         | LC4064C-10T44I                | 64         | 1.8     | 10              | TQFP    | 44             | 30  | I     |
| LC4128C | LC4128C-5T128I                | 128        | 1.8     | 5               | TQFP    | 128            | 92  | I     |
|         | LC4128C-75T128I               | 128        | 1.8     | 7.5             | TQFP    | 128            | 92  | I     |
|         | LC4128C-10T128I               | 128        | 1.8     | 10              | TQFP    | 128            | 92  | I     |
|         | LC4128C-5T100I                | 128        | 1.8     | 5               | TQFP    | 100            | 64  | I     |
|         | LC4128C-75T100I               | 128        | 1.8     | 7.5             | TQFP    | 100            | 64  | I     |
|         | LC4128C-10T100I               | 128        | 1.8     | 10              | TQFP    | 100            | 64  | I     |
| LC4256C | LC4256C-5FT256AI              | 256        | 1.8     | 5               | ftBGA   | 256            | 128 | I     |
|         | LC4256C-75FT256AI             | 256        | 1.8     | 7.5             | ftBGA   | 256            | 128 | I     |
|         | LC4256C-10FT256AI             | 256        | 1.8     | 10              | ftBGA   | 256            | 128 | I     |
|         | LC4256C-5FT256BI              | 256        | 1.8     | 5               | ftBGA   | 256            | 160 | I     |
|         | LC4256C-75FT256BI             | 256        | 1.8     | 7.5             | ftBGA   | 256            | 160 | I     |
|         | LC4256C-10FT256BI             | 256        | 1.8     | 10              | ftBGA   | 256            | 160 | I     |
|         | LC4256C-5F256AI <sup>1</sup>  | 256        | 1.8     | 5               | fpBGA   | 256            | 128 | I     |
|         | LC4256C-75F256AI <sup>1</sup> | 256        | 1.8     | 7.5             | fpBGA   | 256            | 128 | I     |
|         | LC4256C-10F256AI <sup>1</sup> | 256        | 1.8     | 10              | fpBGA   | 256            | 128 | I     |
|         | LC4256C-5F256BI <sup>1</sup>  | 256        | 1.8     | 5               | fpBGA   | 256            | 160 | I     |
|         | LC4256C-75F256BI <sup>1</sup> | 256        | 1.8     | 7.5             | fpBGA   | 256            | 160 | I     |
|         | LC4256C-10F256BI <sup>1</sup> | 256        | 1.8     | 10              | fpBGA   | 256            | 160 | I     |
|         | LC4256C-5T176I                | 256        | 1.8     | 5               | TQFP    | 176            | 128 | I     |
|         | LC4256C-75T176I               | 256        | 1.8     | 7.5             | TQFP    | 176            | 128 | I     |
|         | LC4256C-10T176I               | 256        | 1.8     | 10              | TQFP    | 176            | 128 | I     |
|         | LC4256C-5T100I                | 256        | 1.8     | 5               | TQFP    | 100            | 64  | I     |
|         | LC4256C-75T100I               | 256        | 1.8     | 7.5             | TQFP    | 100            | 64  | I     |
|         | LC4256C-10T100I               | 256        | 1.8     | 10              | TQFP    | 100            | 64  | I     |

## ispMACH 4000C (1.8V) Industrial Devices (Cont.)

| Family  | Part Number                  | Macrocells | Voltage | t <sub>PD</sub> | Package | Pin/Ball Count | I/O | Grade |
|---------|------------------------------|------------|---------|-----------------|---------|----------------|-----|-------|
| LC4384C | LC4384C-5FT256I              | 384        | 1.8     | 5               | ftBGA   | 256            | 192 | I     |
|         | LC4384C-75FT256I             | 384        | 1.8     | 7.5             | ftBGA   | 256            | 192 | I     |
|         | LC4384C-10FT256I             | 384        | 1.8     | 10              | ftBGA   | 256            | 192 | I     |
|         | LC4384C-5F256I <sup>1</sup>  | 384        | 1.8     | 5               | fpBGA   | 256            | 192 | I     |
|         | LC4384C-75F256I <sup>1</sup> | 384        | 1.8     | 7.5             | fpBGA   | 256            | 192 | I     |
|         | LC4384C-10F256I <sup>1</sup> | 384        | 1.8     | 10              | fpBGA   | 256            | 192 | I     |
|         | LC4384C-5T176I               | 384        | 1.8     | 5               | TQFP    | 176            | 128 | I     |
|         | LC4384C-75T176I              | 384        | 1.8     | 7.5             | TQFP    | 176            | 128 | I     |
|         | LC4384C-10T176I              | 384        | 1.8     | 10              | TQFP    | 176            | 128 | I     |
| LC4512C | LC4512C-5FT256I              | 512        | 1.8     | 5               | ftBGA   | 256            | 208 | I     |
|         | LC4512C-75FT256I             | 512        | 1.8     | 7.5             | ftBGA   | 256            | 208 | I     |
|         | LC4512C-10FT256I             | 512        | 1.8     | 10              | ftBGA   | 256            | 208 | I     |
|         | LC4512C-5F256I <sup>1</sup>  | 512        | 1.8     | 5               | fpBGA   | 256            | 208 | I     |
|         | LC4512C-75F256I <sup>1</sup> | 512        | 1.8     | 7.5             | fpBGA   | 256            | 208 | I     |
|         | LC4512C-10F256I <sup>1</sup> | 512        | 1.8     | 10              | fpBGA   | 256            | 208 | I     |
|         | LC4512C-5T176I               | 512        | 1.8     | 5               | TQFP    | 176            | 128 | I     |
|         | LC4512C-75T176I              | 512        | 1.8     | 7.5             | TQFP    | 176            | 128 | I     |
|         | LC4512C-10T176I              | 512        | 1.8     | 10              | TQFP    | 176            | 128 | I     |

1. Use ftBGA package. fpBGA package devices have been discontinued via PCN#14A-07.

## ispMACH 4000B (2.5V) Commercial Devices

| Device  | Part Number     | Macrocells | Voltage | t <sub>PD</sub> | Package | Pin/Ball Count | I/O | Grade |
|---------|-----------------|------------|---------|-----------------|---------|----------------|-----|-------|
| LC4032B | LC4032B-25T48C  | 32         | 2.5     | 2.5             | TQFP    | 48             | 32  | C     |
|         | LC4032B-5T48C   | 32         | 2.5     | 5               | TQFP    | 48             | 32  | C     |
|         | LC4032B-75T48C  | 32         | 2.5     | 7.5             | TQFP    | 48             | 32  | C     |
|         | LC4032B-25T44C  | 32         | 2.5     | 2.5             | TQFP    | 44             | 30  | C     |
|         | LC4032B-5T44C   | 32         | 2.5     | 5               | TQFP    | 44             | 30  | C     |
|         | LC4032B-75T44C  | 32         | 2.5     | 7.5             | TQFP    | 44             | 30  | C     |
| LC4064B | LC4064B-25T100C | 64         | 2.5     | 2.5             | TQFP    | 100            | 64  | C     |
|         | LC4064B-5T100C  | 64         | 2.5     | 5               | TQFP    | 100            | 64  | C     |
|         | LC4064B-75T100C | 64         | 2.5     | 7.5             | TQFP    | 100            | 64  | C     |
|         | LC4064B-25T48C  | 64         | 2.5     | 2.5             | TQFP    | 48             | 32  | C     |
|         | LC4064B-5T48C   | 64         | 2.5     | 5               | TQFP    | 48             | 32  | C     |
|         | LC4064B-75T48C  | 64         | 2.5     | 7.5             | TQFP    | 48             | 32  | C     |
|         | LC4064B-25T44C  | 64         | 2.5     | 2.5             | TQFP    | 44             | 30  | C     |
|         | LC4064B-5T44C   | 64         | 2.5     | 5               | TQFP    | 44             | 30  | C     |
| LC4128B | LC4128B-27T128C | 128        | 2.5     | 2.7             | TQFP    | 128            | 92  | C     |
|         | LC4128B-5T128C  | 128        | 2.5     | 5               | TQFP    | 128            | 92  | C     |
|         | LC4128B-75T128C | 128        | 2.5     | 7.5             | TQFP    | 128            | 92  | C     |
|         | LC4128B-27T100C | 128        | 2.5     | 2.7             | TQFP    | 100            | 64  | C     |
|         | LC4128B-5T100C  | 128        | 2.5     | 5               | TQFP    | 100            | 64  | C     |
|         | LC4128B-75T100C | 128        | 2.5     | 7.5             | TQFP    | 100            | 64  | C     |

## ispMACH 4000V (3.3V) Commercial Devices (Cont.)

| Device  | Part Number                   | Macrocells | Voltage | t <sub>PD</sub> | Package | Pin/Ball Count | I/O | Grade |
|---------|-------------------------------|------------|---------|-----------------|---------|----------------|-----|-------|
| LC4128V | LC4128V-27T144C               | 128        | 3.3     | 2.7             | TQFP    | 144            | 96  | C     |
|         | LC4128V-5T144C                | 128        | 3.3     | 5               | TQFP    | 144            | 96  | C     |
|         | LC4128V-75T144C               | 128        | 3.3     | 7.5             | TQFP    | 144            | 96  | C     |
|         | LC4128V-27T128C               | 128        | 3.3     | 2.7             | TQFP    | 128            | 92  | C     |
|         | LC4128V-5T128C                | 128        | 3.3     | 5               | TQFP    | 128            | 92  | C     |
|         | LC4128V-75T128C               | 128        | 3.3     | 7.5             | TQFP    | 128            | 92  | C     |
|         | LC4128V-27T100C               | 128        | 3.3     | 2.7             | TQFP    | 100            | 64  | C     |
|         | LC4128V-5T100C                | 128        | 3.3     | 5               | TQFP    | 100            | 64  | C     |
|         | LC4128V-75T100C               | 128        | 3.3     | 7.5             | TQFP    | 100            | 64  | C     |
|         |                               |            |         |                 |         |                |     |       |
| LC4256V | LC4256V-3FT256AC              | 256        | 3.3     | 3               | ftBGA   | 256            | 128 | C     |
|         | LC4256V-5FT256AC              | 256        | 3.3     | 5               | ftBGA   | 256            | 128 | C     |
|         | LC4256V-75FT256AC             | 256        | 3.3     | 7.5             | ftBGA   | 256            | 128 | C     |
|         | LC4256V-3FT256BC              | 256        | 3.3     | 3               | ftBGA   | 256            | 160 | C     |
|         | LC4256V-5FT256BC              | 256        | 3.3     | 5               | ftBGA   | 256            | 160 | C     |
|         | LC4256V-75FT256BC             | 256        | 3.3     | 7.5             | ftBGA   | 256            | 160 | C     |
|         | LC4256V-3F256AC <sup>1</sup>  | 256        | 3.3     | 3               | fpBGA   | 256            | 128 | C     |
|         | LC4256V-5F256AC <sup>1</sup>  | 256        | 3.3     | 5               | fpBGA   | 256            | 128 | C     |
|         | LC4256V-75F256AC <sup>1</sup> | 256        | 3.3     | 7.5             | fpBGA   | 256            | 128 | C     |
|         | LC4256V-3F256BC <sup>1</sup>  | 256        | 3.3     | 3               | fpBGA   | 256            | 160 | C     |
|         | LC4256V-5F256BC <sup>1</sup>  | 256        | 3.3     | 5               | fpBGA   | 256            | 160 | C     |
|         | LC4256V-75F256BC <sup>1</sup> | 256        | 3.3     | 7.5             | fpBGA   | 256            | 160 | C     |
|         | LC4256V-3T176C                | 256        | 3.3     | 3               | TQFP    | 176            | 128 | C     |
|         | LC4256V-5T176C                | 256        | 3.3     | 5               | TQFP    | 176            | 128 | C     |
|         | LC4256V-75T176C               | 256        | 3.3     | 7.5             | TQFP    | 176            | 128 | C     |
|         | LC4256V-3T144C                | 256        | 3.3     | 3               | TQFP    | 144            | 96  | C     |
|         | LC4256V-5T144C                | 256        | 3.3     | 5               | TQFP    | 144            | 96  | C     |
|         | LC4256V-75T144C               | 256        | 3.3     | 7.5             | TQFP    | 144            | 96  | C     |
|         | LC4256V-3T100C                | 256        | 3.3     | 3               | TQFP    | 100            | 64  | C     |
|         | LC4256V-5T100C                | 256        | 3.3     | 5               | TQFP    | 100            | 64  | C     |
|         | LC4256V-75T100C               | 256        | 3.3     | 7.5             | TQFP    | 100            | 64  | C     |
| LC4384V | LC4384V-35FT256C              | 384        | 3.3     | 3.5             | ftBGA   | 256            | 192 | C     |
|         | LC4384V-5FT256C               | 384        | 3.3     | 5               | ftBGA   | 256            | 192 | C     |
|         | LC4384V-75FT256C              | 384        | 3.3     | 7.5             | ftBGA   | 256            | 192 | C     |
|         | LC4384V-35F256C <sup>1</sup>  | 384        | 3.3     | 3.5             | fpBGA   | 256            | 192 | C     |
|         | LC4384V-5F256C <sup>1</sup>   | 384        | 3.3     | 5               | fpBGA   | 256            | 192 | C     |
|         | LC4384V-75F256C <sup>1</sup>  | 384        | 3.3     | 7.5             | fpBGA   | 256            | 192 | C     |
|         | LC4384V-35T176C               | 384        | 3.3     | 3.5             | TQFP    | 176            | 128 | C     |
|         | LC4384V-5T176C                | 384        | 3.3     | 5               | TQFP    | 176            | 128 | C     |
|         | LC4384V-75T176C               | 384        | 3.3     | 7.5             | TQFP    | 176            | 128 | C     |

## ispMACH 4000V (3.3V) Lead-Free Extended Temperature Devices

| Device  | Part Number      | Macrocells | Voltage | $t_{PD}$ | Package        | Pin/Ball Count | I/O | Grade |
|---------|------------------|------------|---------|----------|----------------|----------------|-----|-------|
| LC4032V | LC4032V-75TN48E  | 32         | 3.3     | 7.5      | Lead-free TQFP | 48             | 32  | E     |
|         | LC4032V-75TN44E  | 32         | 3.3     | 7.5      | Lead-free TQFP | 44             | 30  | E     |
| LC4064V | LC4064V-75TN100E | 64         | 3.3     | 7.5      | Lead-free TQFP | 100            | 64  | E     |
|         | LC4064V-75TN48E  | 64         | 3.3     | 7.5      | Lead-free TQFP | 48             | 32  | E     |
|         | LC4064V-75TN44E  | 64         | 3.3     | 7.5      | Lead-free TQFP | 44             | 30  | E     |
| LC4128V | LC4128V-75TN144E | 128        | 3.3     | 7.5      | Lead-free TQFP | 144            | 96  | E     |
|         | LC4128V-75TN128E | 128        | 3.3     | 7.5      | Lead-free TQFP | 128            | 92  | E     |
|         | LC4128V-75TN100E | 128        | 3.3     | 7.5      | Lead-free TQFP | 100            | 64  | E     |
| LC4256V | LC4256V-75TN176E | 256        | 3.3     | 7.5      | Lead-free TQFP | 176            | 128 | E     |
|         | LC4256V-75TN144E | 256        | 3.3     | 7.5      | Lead-free TQFP | 144            | 96  | E     |
|         | LC4256V-75TN100E | 256        | 3.3     | 7.5      | Lead-free TQFP | 100            | 64  | E     |

## For Further Information

In addition to this data sheet, the following technical notes may be helpful when designing with the ispMACH 4000V/B/C/Z family:

- TN1004, [ispMACH 4000 Timing Model Design and Usage Guidelines](#)
- TN1005, [Power Estimation in ispMACH 4000V/B/C/Z Devices](#)

## Revision History

| Date          | Version | Change Summary   |
|---------------|---------|--|
| —             | —       | Previous Lattice releases.   |
| July 2003     | 17z     | Changed device status for LC4064ZC and LC4128ZC to production release and updated/added AC and DC parameters as well as ordering part numbers for LC4064ZC and LC4128ZC devices.                         |
|               |         | Improved leakage current specifications for ispMACH 4000Z. For ispMACH 4000V/B/C IIL, IIH condition now includes 0V and 3.6V end points ( $0 \leq V_{IN} \leq 3.6V$ ).                                   |
|               |         | Added 132-ball chip scale BGA power supply and NC connections.   |
|               |         | Added 132-ball chip scale BGA logic signal connections for LC4064ZC, LC4128ZC and LC4256ZC devices.  |
|               |         | Added lead-free package designators.   |
|               |         | Hot socketing characteristics footnote 1. has been enhanced; Insensitive to sequence of VCC or VCCO. However, assumes monotonic rise/fall rates for Vcc and Vcco, provided $(V_{IN} - VCCO) \leq 3.6V$ . |
| October 2003  | 18z     | Improved LC4064ZC $t_S$ to 2.5ns, $t_{ST}$ to 2.7ns and $f_{MAX}$ (Ext.) to 175MHz, LC4128ZC $t_{CO}$ to 3.5ns and $f_{MAX}$ (Ext.) to 161MHz (version v.2.1).   |
|               |         | Improved associated internal timing numbers and timing adders (version v.2.1).   |
|               |         | Added ispMACH 4000V/B/C/Z ORP Reference Tables.  |
|               |         | Enhanced ORP information in device pinout tables consistent with the ORP Combinations for I/O Blocks tables (table 6, 7, 8 and 9 in page 9-11).  |
|               |         | Corrected GLB/MC/Pad information in the 256-fpBGA pinouts for the LC4256V/B/C 160-I/O version.   |
|               |         | Added the ispMACH 4000 Family Speed Grade Offering table.  |
|               |         | Added the ispMACH 4128ZC Industrial and Automotive Device OPNs   |
|               |         | Added the ispMACH 4032ZC and 4064ZC Industrial and Automotive Device OPNs  |
| December 2003 | 19z     | Added the ispMACH 4032ZC and 4064ZC Industrial and Automotive Device OPNs  |