
## E. Lattice Semiconductor Corporation - <u>LC4256B-3FTN256BC Datasheet</u>



#### Welcome to E-XFL.COM

#### Understanding <u>Embedded - CPLDs (Complex</u> <u>Programmable Logic Devices)</u>

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixedfunction ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

#### Applications of Embedded - CPLDs

#### Details

Details	
Product Status	Obsolete
Programmable Type	In System Programmable
Delay Time tpd(1) Max	3 ns
Voltage Supply - Internal	2.3V ~ 2.7V
Number of Logic Elements/Blocks	16
Number of Macrocells	256
Number of Gates	-
Number of I/O	160
Operating Temperature	0°C ~ 90°C (TJ)
Mounting Type	Surface Mount
Package / Case	256-LBGA
Supplier Device Package	256-FTBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lc4256b-3ftn256bc

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	ispMACH 4032ZC	ispMACH 4064ZC	ispMACH 4128ZC	ispMACH 4256ZC
Macrocells	32	64	128	256
I/O + Dedicated Inputs	32+4/32+4	32+4/32+12/ 64+10/64+10	64+10/96+4	64+10/96+6/ 128+4
t <sub>PD</sub> (ns)	3.5	3.7	4.2	4.5
t <sub>S</sub> (ns)	2.2	2.5	2.7	2.9
t <sub>CO</sub> (ns)	3.0	3.2	3.5	3.8
f <sub>MAX</sub> (MHz)	267	250	220	200
Supply Voltage (V)	1.8	1.8	1.8	1.8
Max. Standby Icc (µA)	20	25	35	55
Pins/Package	48 TQFP 56 csBGA	48 TQFP 56 csBGA 100 TQFP 132 csBGA	100 TQFP 132csBGA	100 TQFP 132 csBGA 176 TQFP

#### Table 2. ispMACH 4000Z Family Selection Guide

## ispMACH 4000 Introduction

The high performance ispMACH 4000 family from Lattice offers a SuperFAST CPLD solution. The family is a blend of Lattice's two most popular architectures: the ispLSI<sup>®</sup> 2000 and ispMACH 4A. Retaining the best of both families, the ispMACH 4000 architecture focuses on significant innovations to combine the highest performance with low power in a flexible CPLD family.

The ispMACH 4000 combines high speed and low power with the flexibility needed for ease of design. With its robust Global Routing Pool and Output Routing Pool, this family delivers excellent First-Time-Fit, timing predictability, routing, pin-out retention and density migration.


The ispMACH 4000 family offers densities ranging from 32 to 512 macrocells. There are multiple density-I/O combinations in Thin Quad Flat Pack (TQFP), Chip Scale BGA (csBGA) and Fine Pitch Thin BGA (ftBGA) packages ranging from 44 to 256 pins/balls. Table 1 shows the macrocell, package and I/O options, along with other key parameters.

The ispMACH 4000 family has enhanced system integration capabilities. It supports 3.3V (4000V), 2.5V (4000B) and 1.8V (4000C/Z) supply voltages and 3.3V, 2.5V and 1.8V interface voltages. Additionally, inputs can be safely driven up to 5.5V when an I/O bank is configured for 3.3V operation, making this family 5V tolerant. The ispMACH 4000 also offers enhanced I/O features such as slew rate control, PCI compatibility, bus-keeper latches, pull-up resistors, pull-down resistors, open drain outputs and hot socketing. The ispMACH 4000 family members are 3.3V/ 2.5V/1.8V in-system programmable through the IEEE Standard 1532 interface. IEEE Standard 1149.1 boundary scan testing capability also allows product testing on automated test equipment. The 1532 interface signals TCK, TMS, TDI and TDO are referenced to  $V_{CC}$  (logic core).

### Overview

The ispMACH 4000 devices consist of multiple 36-input, 16-macrocell Generic Logic Blocks (GLBs) interconnected by a Global Routing Pool (GRP). Output Routing Pools (ORPs) connect the GLBs to the I/O Blocks (IOBs), which contain multiple I/O cells. This architecture is shown in Figure 1.

#### Figure 3. AND Array



#### **Enhanced Logic Allocator**


Within the logic allocator, product terms are allocated to macrocells in product term clusters. Each product term cluster is associated with a macrocell. The cluster size for the ispMACH 4000 family is 4+1 (total 5) product terms. The software automatically considers the availability and distribution of product term clusters as it fits the functions within a GLB. The logic allocator is designed to provide three speed paths: 5-PT fast bypass path, 20-PT Speed Locking path and an up to 80-PT path. The availability of these three paths lets designers trade timing variability for increased performance.

The enhanced Logic Allocator of the ispMACH 4000 family consists of the following blocks:

- Product Term Allocator
- Cluster Allocator
- Wide Steering Logic

Figure 4 shows a macrocell slice of the Logic Allocator. There are 16 such slices in the GLB.

#### Figure 4. Macrocell Slice



- Block CLK2
- Block CLK3
- PT Clock
- PT Clock Inverted
- Shared PT Clock
- Ground

#### **Clock Enable Multiplexer**

Each macrocell has a 4:1 clock enable multiplexer. This allows the clock enable signal to be selected from the following four sources:

- PT Initialization/CE
- PT Initialization/CE Inverted
- Shared PT Clock
- Logic High

#### **Initialization Control**


The ispMACH 4000 family architecture accommodates both block-level and macrocell-level set and reset capability. There is one block-level initialization term that is distributed to all macrocell registers in a GLB. At the macrocell level, two product terms can be "stolen" from the cluster associated with a macrocell to be used for set/reset functionality. A reset/preset swapping feature in each macrocell allows for reset and preset to be exchanged, providing flexibility.

Note that the reset/preset swapping selection feature affects power-up reset as well. All flip-flops power up to a known state for predictable system initialization. If a macrocell is configured to SET on a signal from the block-level initialization, then that macrocell will be SET during device power-up. If a macrocell is configured to RESET on a signal from the block-level initialization or is not configured for set/reset, then that macrocell will RESET on power-up. To guarantee initialization values, the  $V_{CC}$  rise must be monotonic, and the clock must be inactive until the reset delay time has elapsed.


#### **GLB Clock Generator**

Each ispMACH 4000 device has up to four clock pins that are also routed to the GRP to be used as inputs. These pins drive a clock generator in each GLB, as shown in Figure 6. The clock generator provides four clock signals that can be used anywhere in the GLB. These four GLB clock signals can consist of a number of combinations of the true and complement edges of the global clock signals.

#### Figure 6. GLB Clock Generator



#### Figure 10. Global OE Generation for ispMACH 4032



## Zero Power/Low Power and Power Management

The ispMACH 4000 family is designed with high speed low power design techniques to offer both high speed and low power. With an advanced  $E^2$  low power cell and non sense-amplifier design approach (full CMOS logic approach), the ispMACH 4000 family offers SuperFAST pin-to-pin speeds, while simultaneously delivering low standby power without needing any "turbo bits" or other power management schemes associated with a traditional sense-amplifier approach.

The zero power ispMACH 4000Z is based on the 1.8V ispMACH 4000C family. With innovative circuit design changes, the ispMACH 4000Z family is able to achieve the industry's "lowest static power".

## IEEE 1149.1-Compliant Boundary Scan Testability

All ispMACH 4000 devices have boundary scan cells and are compliant to the IEEE 1149.1 standard. This allows functional testing of the circuit board on which the device is mounted through a serial scan path that can access all critical logic notes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test node data to be captured and shifted out for verification. In addition, these devices can be linked into a board-level serial scan path for more board-level testing. The test access port operates with an LVCMOS interface that corresponds to the power supply voltage.

## I/O Quick Configuration

To facilitate the most efficient board test, the physical nature of the I/O cells must be set before running any continuity tests. As these tests are fast, by nature, the overhead and time that is required for configuration of the I/Os' physical nature should be minimal so that board test time is minimized. The ispMACH 4000 family of devices allows this by offering the user the ability to quickly configure the physical nature of the I/O cells. This quick configuration takes milliseconds to complete, whereas it takes seconds for the entire device to be programmed. Lattice's ispVM<sup>®</sup> System programming software can either perform the quick configuration through the PC parallel port, or can generate the ATE or test vectors necessary for a third-party test system.

## IEEE 1532-Compliant In-System Programming

Programming devices in-system provides a number of significant benefits including: rapid prototyping, lower inventory levels, higher quality and the ability to make in-field modifications. All ispMACH 4000 devices provide In-System Programming (ISP<sup>™</sup>) capability through the Boundary Scan Test Access Port. This capability has been implemented in a manner that ensures that the port remains complaint to the IEEE 1149.1 standard. By using IEEE 1149.1 as the communication interface through which ISP is achieved, users get the benefit of a standard, welldefined interface. All ispMACH 4000 devices are also compliant with the IEEE 1532 standard.

The ispMACH 4000 devices can be programmed across the commercial temperature and voltage range. The PCbased Lattice software facilitates in-system programming of ispMACH 4000 devices. The software takes the JEDEC file output produced by the design implementation software, along with information about the scan chain, and creates a set of vectors used to drive the scan chain. The software can use these vectors to drive a scan chain via the parallel port of a PC. Alternatively, the software can output files in formats understood by common automated test equipment. This equipment can then be used to program ispMACH 4000 devices during the testing of a circuit board.

## **User Electronic Signature**

The User Electronic Signature (UES) allows the designer to include identification bits or serial numbers inside the device, stored in E<sup>2</sup>CMOS memory. The ispMACH 4000 device contains 32 UES bits that can be configured by the user to store unique data such as ID codes, revision numbers or inventory control codes.

## **Security Bit**

A programmable security bit is provided on the ispMACH 4000 devices as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, this bit defeats readback of the programmed pattern by a device programmer, securing proprietary designs from competitors. Programming and verification are also defeated by the security bit. The bit can only be reset by erasing the entire device.

## Hot Socketing

The ispMACH 4000 devices are well-suited for applications that require hot socketing capability. Hot socketing a device requires that the device, during power-up and down, can tolerate active signals on the I/Os and inputs without being damaged. Additionally, it requires that the effects of I/O pin loading be minimal on active signals. The isp-MACH 4000 devices provide this capability for input voltages in the range 0V to 3.0V.

## **Density Migration**

The ispMACH 4000 family has been designed to ensure that different density devices in the same package have the same pin-out. Furthermore, the architecture ensures a high success rate when performing design migration from lower density parts to higher density parts. In many cases, it is possible to shift a lower utilization design targeted for a high density device to a lower density device. However, the exact details of the final resource utilization will impact the likely success in each case.

## Supply Current, ispMACH 4000Z (Cont.)

<b>Over Recommended</b>	Operating	Conditions
-------------------------	-----------	------------

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
ispMACH 4	256ZC			L		
		$Vcc = 1.8V, T_A = 25^{\circ}C$	—	341	—	μΑ
ICC <sup>1, 2, 3, 5</sup>	Operating Power Supply Current	$Vcc = 1.9V, T_A = 70^{\circ}C$	_	361	—	μA
	Operating Fower Supply Current	$Vcc = 1.9V, T_A = 85^{\circ}C$	—	372	—	μA
		$Vcc = 1.9V, T_A = 125^{\circ}C$	_	468	—	μA
		$Vcc = 1.8V, T_A = 25^{\circ}C$	_	13	_	μA
ICC <sup>4, 5</sup>	Standby Power Supply Current	$Vcc = 1.9V, T_A = 70^{\circ}C$	_	32	55	μA
100	Standby I ower Supply Surrent	$Vcc = 1.9V, T_A = 85^{\circ}C$	—	43	90	μA
		$Vcc = 1.9V, T_A = 125^{\circ}C$	_	135	_	μA

 1.  $T_A = 25^{\circ}C$ , frequency = 1.0 MHz.

 2. Device configured with 16-bit counters.

 3.  $I_{CC}$  varies with specific device configuration and operating frequency.

 4.  $V_{CCO} = 3.6V$ ,  $V_{IN} = 0V$  or  $V_{CCO}$ , bus maintenance turned off.  $V_{IN}$  above  $V_{CCO}$  will add transient current above the specified standby  $I_{CC}$ .

 5. Includes  $V_{CCO}$  current without output loading.

## I/O DC Electrical Characteristics


		V <sub>IL</sub>	V <sub>IH</sub>	VIH		V <sub>OH</sub>	I <sub>OL</sub> <sup>1</sup>	I <sub>OH</sub> <sup>1</sup>	
Standard	Min (V)	Max (V)	Min (V)	Max (V)	V <sub>OL</sub> Max (V)	Min (V)	(mĀ)	(mA)	
LVTTL	-0.3	0.80	2.0	5.5	0.40	V <sub>CCO</sub> - 0.40	8.0	-4.0	
	-0.3	0.00	2.0	5.5	0.20	V <sub>CCO</sub> - 0.20	0.1	-0.1	
LVCMOS 3.3	-0.3	0.80	2.0	5.5	0.40	V <sub>CCO</sub> - 0.40	8.0	-4.0	
200000000	-0.5	0.00	2.0	5.5	0.20	V <sub>CCO</sub> - 0.20	0.1	-0.1	
LVCMOS 2.5	-0.3	0.70	1.70	3.6	0.40	V <sub>CCO</sub> - 0.40	8.0	-4.0	
LV CIVIO 3 2.5	-0.3	0.70	1.70	3.0	0.20	V <sub>CCO</sub> - 0.20	0.1	-0.1	
LVCMOS 1.8	-0.3	0.63	1.17	3.6	0.40	V <sub>CCO</sub> - 0.45	2.0	-2.0	
(4000V/B)	-0.3	0.03	1.17	3.0	0.20	V <sub>CCO</sub> - 0.20	0.1	-0.1	
LVCMOS 1.8	-0.3	0.35 * V <sub>CC</sub>	0.65 * V <sub>CC</sub>	3.6	0.40	V <sub>CCO</sub> - 0.45	2.0	-2.0	
(4000C/Z)	-0.3	0.35 V <sub>CC</sub>	0.05 VCC	3.0	0.20	V <sub>CCO</sub> - 0.20	0.1	-0.1	
PCI 3.3 (4000V/B)	-0.3	1.08	1.5	5.5	0.1 V <sub>CCO</sub>	0.9 V <sub>CCO</sub>	1.5	-0.5	
PCI 3.3 (4000C/Z)	-0.3	0.3 * 3.3 * (V <sub>CC</sub> / 1.8)	0.5 * 3.3 * (V <sub>CC</sub> / 1.8)	5.5	0.1 V <sub>CCO</sub>	0.9 V <sub>CCO</sub>	1.5	-0.5	

#### **Over Recommended Operating Conditions**

 The average DC current drawn by I/Os between adjacent bank GND connections, or between the last GND in an I/O bank and the end of the I/O bank, as shown in the logic signals connection table, shall not exceed n\*8mA. Where n is the number of I/Os between bank GND connections or between the last GND in a bank and the end of a bank.

## **Timing Model**

The task of determining the timing through the ispMACH 4000 family, like any CPLD, is relatively simple. The timing model provided in Figure 11 shows the specific delay paths. Once the implementation of a given function is determined either conceptually or from the software report file, the delay path of the function can easily be determined from the timing model. The Lattice design tools report the timing delays based on the same timing model for a particular design. Note that the internal timing parameters are given for reference only, and are not tested. The external timing parameters are tested and guaranteed for every device. For more information on the timing model and usage, refer to TN1004, <u>ispMACH 4000 Timing Model Design and Usage Guidelines</u>.





Note: Italicized items are optional delay adders.

## ispMACH 4000Z Internal Timing Parameters

		-<	35	-37		-42		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
In/Out Delay	ýs		•	•		•	•	•
t <sub>IN</sub>	Input Buffer Delay	—	0.75	—	0.80	—	0.75	ns
t <sub>GOE</sub>	Global OE Pin Delay		2.25	—	2.25	—	2.30	ns
t <sub>GCLK_IN</sub>	Global Clock Input Buffer Delay		1.60	—	1.60	—	1.95	ns
t <sub>BUF</sub>	Delay through Output Buffer		0.75		0.90	—	0.90	ns
t <sub>EN</sub>	Output Enable Time	_	2.25	—	2.25		2.50	ns
t <sub>DIS</sub>	Output Disable Time	_	1.35	—	1.35	_	2.50	ns
Routing/GL	B Delays		•			•		
t <sub>ROUTE</sub>	Delay through GRP	—	1.60	—	1.60	—	2.15	ns
t <sub>MCELL</sub>	Macrocell Delay		0.65	—	0.75	—	0.85	ns
t <sub>INREG</sub>	Input Buffer to Macrocell Register Delay		0.91	—	1.00	—	1.00	ns
t <sub>FBK</sub>	Internal Feedback Delay	—	0.05	—	0.00	—	0.00	ns
t <sub>PDb</sub>	5-PT Bypass Propagation Delay	—	0.40	—	0.40	—	0.40	ns
t <sub>PDi</sub>	Macrocell Propagation Delay	_	0.25	_	0.25	_	0.65	ns
Register/L	atch Delays							
t <sub>S</sub>	D-Register Setup Time (Global Clock)	0.80	—	0.95	—	0.90	—	ns
t <sub>S_PT</sub>	D-Register Setup Time (Product Term Clock)	1.35	—	1.95	_	1.90	_	ns
t <sub>ST</sub>	T-Register Setup Time (Global Clock)	1.00	-	1.15	_	1.10	_	ns
t <sub>ST_PT</sub>	T-register Setup Time (Product Term Clock)	1.55	—	1.75	_	2.10	—	ns
t <sub>H</sub>	D-Register Hold Time	1.40	—	1.55	_	1.80	_	ns
t <sub>HT</sub>	T-Resister Hold Time	1.40	—	1.55	_	1.80	_	ns
t <sub>SIR</sub>	D-Input Register Setup Time (Global Clock)	0.94	—	0.90	_	1.50	—	ns
t <sub>SIR_PT</sub>	D-Input Register Setup Time (Product Term Clock)	1.45	—	1.45	_	1.45	—	ns
t <sub>HIR</sub>	D-Input Register Hold Time (Global Clock)	1.06	—	1.20	_	1.10	—	ns
t <sub>HIR_PT</sub>	D-Input Register Hold Time (Product Term Clock)	0.88	—	1.00	—	1.00	—	ns
t <sub>COi</sub>	Register Clock to Output/Feedback MUX Time	_	0.65	—	0.70	_	0.65	ns
t <sub>CES</sub>	Clock Enable Setup Time	1.00	—	2.00	—	2.00	—	ns
t <sub>CEH</sub>	Clock Enable Hold Time	0.00	—	0.00		0.00	_	ns
t <sub>SL</sub>	Latch Setup Time (Global Clock)	0.80	—	0.95		0.90		ns
t <sub>SL_PT</sub>	Latch Setup Time (Product Term Clock)	1.55	—	1.95	—	1.90	—	ns
t <sub>HL</sub>	Latch Hold Time	1.40	—	1.80		1.80	_	ns
t <sub>GOi</sub>	Latch Gate to Output/Feedback MUX Time	_	0.40	—	0.33	_	0.33	ns
t <sub>PDLi</sub>	Propagation Delay through Transparent Latch to Output/ Feedback MUX		0.30	_	0.25	_	0.25	ns
t <sub>SRi</sub>	Asynchronous Reset or Set to Output/Feedback MUX Delay	_	0.28	—	0.28	—	1.27	ns
t <sub>SRR</sub>	Asynchronous Reset or Set Recovery Delay	—	2.00	—	1.67	—	1.80	ns
Control Dela	ays		I	1	1	1	1	1
t <sub>BCLK</sub>	GLB PT Clock Delay	_	1.30	_	1.50		1.55	ns
t <sub>PTCLK</sub>	Macrocell PT Clock Delay		1.50	_	1.70		1.55	ns
t <sub>BSR</sub>	GLB PT Set/Reset Delay		1.10	_	1.83	_	1.83	ns
t <sub>PTSR</sub>	Macrocell PT Set/Reset Delay		1.22	_	2.02	_	1.83	ns

## ispMACH 4000Z Internal Timing Parameters (Cont.)

<b>Over Recommended</b>	Operating	Conditions
-------------------------	-----------	------------

		-35		-37		-42		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>GPTOE</sub>	Global PT OE Delay	_	1.9	_	2.35	_	2.60	ns
t <sub>PTOE</sub>	Macrocell PT OE Delay		2.4	_	3.35		2.60	ns

Note: Internal Timing Parameters are not tested and are for reference only. Refer to the timing model in this data sheet for further details.

Timing v.2.2

## ispMACH 4000Z Internal Timing Parameters (Cont.)

		-4	<del>1</del> 5	-	5	-7		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
In/Out Delay	ys	I			l	l		
t <sub>IN</sub>	Input Buffer Delay	—	0.95	_	1.25	—	1.80	ns
t <sub>GOE</sub>	Global OE Pin Delay	—	3.00	_	3.50	—	4.30	ns
t <sub>GCLK_IN</sub>	Global Clock Input Buffer Delay	—	1.95	_	2.05	—	2.15	ns
t <sub>BUF</sub>	Delay through Output Buffer	—	1.10	_	1.00		1.30	ns
t <sub>EN</sub>	Output Enable Time	—	2.50	—	2.50	—	2.70	ns
t <sub>DIS</sub>	Output Disable Time	—	2.50	—	2.50	—	2.70	ns
Routing/GL	B Delays							
t <sub>route</sub>	Delay through GRP	—	2.25	—	2.05	—	2.50	ns
t <sub>MCELL</sub>	Macrocell Delay	—	0.65		0.65	—	1.00	ns
t <sub>INREG</sub>	Input Buffer to Macrocell Register Delay	—	1.00		1.00	—	1.00	ns
t <sub>FBK</sub>	Internal Feedback Delay	—	0.35	_	0.05	_	0.05	ns
t <sub>PDb</sub>	5-PT Bypass Propagation Delay	—	0.20		0.70	—	1.90	ns
t <sub>PDi</sub>	Macrocell Propagation Delay	—	0.45	_	0.65		1.00	ns
Register/La	tch Delays							
t <sub>S</sub>	D-Register Setup Time (Global Clock)	1.00	—	1.10		1.35	—	ns
t <sub>S_PT</sub>	D-Register Setup Time (Product Term Clock)	2.10	—	1.90		2.45	_	ns
t <sub>ST</sub>	T-Register Setup Time (Global Clock)	1.20	—	1.30		1.55	-	ns
t <sub>ST_PT</sub>	T-register Setup Time (Product Term Clock)	2.30	—	2.10		2.75	_	ns
t <sub>H</sub>	D-Register Hold Time	1.90	_	1.90		3.15	_	ns
t <sub>HT</sub>	T-Resister Hold Time	1.90	-	1.90	_	3.15	-	ns
t <sub>SIR</sub>	D-Input Register Setup Time (Global Clock)	1.30	_	1.10		0.75	_	ns
t <sub>SIR_PT</sub>	D-Input Register Setup Time (Product Term Clock)	1.45	_	1.45		1.45	_	ns
t <sub>HIR</sub>	D-Input Register Hold Time (Global Clock)	1.30	—	1.50	—	1.95	—	ns
t <sub>HIR_PT</sub>	D-Input Register Hold Time (Product Term Clock)	1.00	_	1.00		1.18	_	ns
t <sub>COi</sub>	Register Clock to Output/Feedback MUX Time	_	0.75		1.15	_	1.05	ns
t <sub>CES</sub>	Clock Enable Setup Time	2.00	—	2.00	—	2.00	—	ns
t <sub>CEH</sub>	Clock Enable Hold Time	0.00	—	0.00	—	0.00	—	ns
t <sub>SL</sub>	Latch Setup Time (Global Clock)	1.00	—	1.00	—	1.65	—	ns
t <sub>SL_PT</sub>	Latch Setup Time (Product Term Clock)	2.10	—	1.90	—	2.15	—	ns
t <sub>HL</sub>	Latch Hold Time	2.00	—	2.00	—	1.17	—	ns
t <sub>GOi</sub>	Latch Gate to Output/Feedback MUX Time	—	0.33	—	0.33	—	0.33	ns
t <sub>PDLi</sub>	Propagation Delay through Transparent Latch to Output/ Feedback MUX	—	0.25	—	0.25	—	0.25	ns
t <sub>SRi</sub>	Asynchronous Reset or Set to Output/Feedback MUX Delay	—	0.97		0.97	_	0.28	ns
t <sub>SRR</sub>	Asynchronous Reset or Set Recovery Delay		1.80		1.80	_	1.67	ns
Control Del	ays							
t <sub>BCLK</sub>	GLB PT Clock Delay	—	1.55	—	1.55	_	1.25	ns
t <sub>PTCLK</sub>	Macrocell PT Clock Delay	—	1.55		1.55	—	1.25	ns
t <sub>BSR</sub>	GLB PT Set/Reset Delay	—	1.83		1.83	—	1.83	ns
t <sub>PTSR</sub>	Macrocell PT Set/Reset Delay	—	1.83		1.83	—	2.72	ns
t <sub>GPTOE</sub>	Global PT OE Delay	—	4.30		4.20	—	3.50	ns

**Over Recommended Operating Conditions** 

## ispMACH 4000Z Internal Timing Parameters (Cont.)

**Over Recommended Operating Conditions** 

		-45		-5 -		-7	-75	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>PTOE</sub>	Macrocell PT OE Delay	_	2.50	_	2.70	_	2.00	ns
Note: Internal	Timing Parameters are not tested and are for reference only. Refer to	the timi	ing mode	l in this	data she	et for	Tir	ning v.2.2

Note: Internal Timing Parameters are not tested and are for reference only. Refer to the timing model in this data sheet for Timing further details.

# ispMACH 4032V/B/C and 4064V/B/C Logic Signal Connections: 44-Pin TQFP

		ispMACH 40	32V/B/C	ispMACH 4064V/B/C		
Pin Number	Bank Number	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP	
1	-	TDI	-	TDI	-	
2	0	A5	A^5	A10	A^5	
3	0	A6	A^6	A12	A^6	
4	0	A7	A^7	A14	A^7	
5	0	GND (Bank 0)	-	GND (Bank 0)	-	
6	0	VCCO (Bank 0)	-	VCCO (Bank 0)	-	
7	0	A8	A^8	B0	B^0	
8	0	A9	A^9	B2	B^1	
9	0	A10	A^10	B4	B^2	
10	-	TCK	-	TCK	-	
11	-	VCC	-	VCC	-	
12	-	GND	-	GND	-	
13	0	A12	A^12	B8	B^4	
14	0	A13	A^13	B10	B^5	
15	0	A14	A^14	B12	B^6	
16	0	A15	A^15	B14	B^7	
17	1	CLK2/I	-	CLK2/I	-	
18	1	B0	B^0	CO	C^0	
19	1	B1	B^1	C2	C^1	
20	1	B2	B^2	C4	C^2	
21	1	B3	B^3	C6	C^3	
22	1	B4	B^4	C8	C^4	
23	-	TMS	-	TMS	-	
24	1	B5	B^5	C10	C^5	
25	1	B6	B^6	C12	C^6	
26	1	B7	B^7	C14	C^7	
27	1	GND (Bank 1)	-	GND (Bank 1)	-	
28	1	VCCO (Bank 1)	-	VCCO (Bank 1)	-	
29	1	B8	B^8	D0	D^0	
30	1	B9	B^9	D2	D^1	
31	1	B10	B^10	D4	D^2	
32	-	TDO	-	TDO	-	
33	-	VCC	-	VCC	-	
34	-	GND	-	GND	-	
35	1	B12	B^12	D8	D^4	
36	1	B13	B^13	D10	D^5	
37	1	B14	B^14	D12	D^6	
38	1	B15/GOE1	B^15	D14/GOE1	D^7	
39	0	CLK0/I	-	CLK0/I	-	
40	0	A0/GOE0	A^0	A0/GOE0	A^0	
41	0	A1	A^1	A2	A^1	

# ispMACH 4064Z, 4128Z and 4256Z Logic Signal Connections: 132-Ball csBGA (Cont.)

		ispMACH	4064Z	ispMACH	4128Z	ispMACH	1 4256Z	
Ball Number	Bank Number	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP	
P8	1	NC <sup>1</sup>	-	NC <sup>1</sup>	-	l <sup>1</sup>	-	
M8	1	NC	-	E0	E^0	12	I^1	
P9	1	C0	C^0	E1	E^1	14	I^2	
N9	1	C1	C^1	E2	E^2	16	I^3	
M9	1	C2	C^2	E4	E^3	18	I^4	
N10	1	C3	C^3	E5	E^4	l10	I^5	
P10	1	NC	-	E6	E^5	l12	I^6	
M10	1	VCCO (Bank 1)	-	VCCO (Bank 1)	-	VCCO (Bank 1)	-	
N11	1	GND (Bank 1)	-	GND (Bank 1)	-	GND (Bank 1)	-	
P11	1	NC	-	E8	E^6	J2	J^1	
M11	1	C4	C^4	E9	E^7	J4	J^2	
P12	1	C5	C^5	E10	E^8	J6	J^3	
N12	1	C6	C^6	E12	E^9	J8	J^4	
P13	1	C7	C^7	E13	E^10	J10	J^5	
P14	1	NC	-	E14	E^11	J12	J^6	
N14	-	GND	-	GND	-	GND	-	
N13	-	TMS	-	TMS	-	TMS	-	
M14	1	NC	-	VCCO (Bank 1)	-	VCCO (Bank 1)	-	
M12	1	NC	-	F0	F^0	K12	K^6	
M13	1	C8	C^8	F1	F^1	K10	K^5	
L14	1	C9	C^9	F2	F^2	K8	K^4	
L12	1	C10	C^10	F4	F^3	K6	K^3	
L13	1	C11	C^11	F5	F^4	K4	K^2	
K14	1	NC	-	F6	F^5	K2	K^1	
K13	1	GND (Bank 1)	-	GND (Bank 1)	-	GND (Bank 1)	-	
K12	1	NC	-	F8	F^6	L12	L^6	
J13	1	C12	C^12	F9	F^7	L10	L^5	
J14	1	C13	C^13	F10	F^8	L8	L^4	
J12	1	C14	C^14	F12	F^9	L6	L^3	
H14	1	C15	C^15	F13	F^10	L4	L^2	
H13	1	I	-	F14	F^11	L2	L^1	
H12	1	VCCO (Bank 1)	-	VCCO (Bank 1)	-	VCCO (Bank 1)	-	
G13	1	NC	-	G14	G^11	M2	M^1	
G14	1	NC	-	G13	G^10	M4	M^2	
G12	1	D15	D^15	G12	G^9	M6	M^3	
F14	1	D14	D^14	G10	G^8	M8	M^4	
F13	1	D13	D^13	G9	G^7	M10	M^5	
F12	1	D12	D^12	G8	G^6	M12	M^6	
E13	1	GND (Bank 1)	-	GND (Bank 1)	-	GND (Bank 1)	-	
E14	1	NC	-	G6	G^5	N2	N^1	
E12	1	D11	D^11	G5	G^4	N4	N^2	

## ispMACH 4064Z, 4128Z and 4256Z Logic Signal Connections: 132-Ball csBGA (Cont.)

		ispMACI	H 4064Z	ispMAC	H 4128Z	ispMAC	H 4256Z
Ball Number	Bank Number	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP
D13	1	D10	D^10	G4	G^3	N6	N^3
D14	1	D9	D^9	G2	G^2	N8	N^4
D12	1	D8	D^8	G1	G^1	N10	N^5
C14	1	I	-	G0	G^0	N12	N^6
C13	1	NC	-	VCCO (Bank 1)	-	VCCO (Bank 1)	-
B14	-	TDO	-	TDO	-	TDO	-
A14	-	VCC	-	VCC	-	VCC	-
A13	-	GND	-	GND	-	GND	-
B13	1	NC	-	H14	H^11	O12	O^6
A12	1	I	-	H13	H^10	O10	O^5
C12	1	D7	D^7	H12	H^9	O8	O^4
B12	1	D6	D^6	H10	H^8	O6	O^3
A11	1	D5	D^5	H9	H^7	O4	O^2
C11	1	D4	D^4	H8	H^6	O2	O^1
B11	1	GND (Bank 1)	-	GND (Bank 1)	-	GND (Bank 1)	-
A10	1	VCCO (Bank 1)	-	VCCO (Bank 1)	-	VCCO (Bank 1)	-
B10	1	NC	-	H6	H^5	P12	P^6
C10	1	NC	-	H5	H^4	P10	P^5
B9	1	D3	D^3	H4	H^3	P8	P^4
A9	1	D2	D^2	H2	H^2	P6	P^3
C9	1	D1	D^1	H1	H^1	P4	P^2
A8	1	D0/GOE1	D^0	H0/GOE1	H^0	P2/GOE1	P^1
B8	1	CLK3/I	-	CLK3/I	-	CLK3/I	-
C8	0	CLK0/I	-	CLK0/I	-	CLK0/I	-
B7	-	VCC	-	VCC	-	VCC	-
A7	0	NC <sup>1</sup>	-	NC <sup>1</sup>	-	l <sup>1</sup>	-
C7	0	A0/GOE0	A^0	A0/GOE0	A^0	A2/GOE0	A^1
A6	0	A1	A^1	A1	A^1	A4	A^2
B6	0	A2	A^2	A2	A^2	A6	A^3
C6	0	A3	A^3	A4	A^3	A8	A^4
B5	0	NC	-	A5	A^4	A10	A^5
A5	0	NC	-	A6	A^5	A12	A^6
C5	0	VCCO (Bank 0)	-	VCCO (Bank 0)	-	VCCO (Bank 0)	-
B4	0	GND (Bank 0)	-	GND (Bank 0)	-	GND (Bank 0)	-
A4	0	NC	-	A8	A^6	B2	B^1
C4	0	A4	A^4	A9	A^7	B4	B^2
A3	0	A5	A^5	A10	A^8	B6	B^3
B3	0	A6	A^6	A12	A^9	B8	B^4
A2	0	A7	A^7	A13	A^10	B10	B^5
A1	0	NC	-	A14	A^11	B12	B^6

1. For device migration considerations, these NC pins are input signal pins in ispMACH 4256Z device.

# ispMACH 4256V/B/C/Z, 4384V/B/C, 4512V/B/C, Logic Signal Connections: 176-Pin TQFP (Cont.)

	Bank	ispMACH 42	56V/B/C/Z	ispMACH 43	84V/B/C	ispMACH 45	12V/B/C
Pin Number	Number	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP	GLB/MC/Pad	ORP
60	0	H8	H^4	L8	L^4	P8	P^4
61	0	H6	H^3	L6	L^3	P6	P^3
62	0	H4	H^2	L4	L^2	P4	P^2
63	0	H2	H^1	L2	L^1	P2	P^1
64	0	H0	H^0	LO	L^0	P0	P^0
65	-	GND	-	GND	-	GND	-
66	0	CLK1/I	-	CLK1/I	-	CLK1/I	-
67	1	GND (Bank 1)	-	GND (Bank 1)	-	GND (Bank 1)	-
68	1	CLK2/I	-	CLK2/I	-	CLK2/I	-
69	-	VCC	-	VCC	-	VCC	-
70	1	10	I^0	MO	M^0	AX0	AX^0
71	1	12	I^1	M2	M^1	AX2	AX^1
72	1	14	I^2	M4	M^2	AX4	AX^2
73	1	16	I^3	M6	M^3	AX6	AX^3
74	1	18	I^4	M8	M^4	AX8	AX^4
75	1	l10	I^5	M10	M^5	AX10	AX^5
76	1	l12	I^6	M12	M^6	AX12	AX^6
77	1	114	I^7	M14	M^7	AX14	AX^7
78	1	VCCO (Bank 1)	-	VCCO (Bank 1)	-	VCCO (Bank 1)	-
79	1	GND (Bank 1)	-	GND (Bank 1)	-	GND (Bank 1)	-
80	1	JO	J^0	NO	N^0	BX0	BX^0
81	1	J2	J^1	N2	N^1	BX2	BX^1
82	1	J4	J^2	N4	N^2	BX4	BX^2
83	1	J6	J^3	N6	N^3	BX6	BX^3
84	1	J8	J^4	N8	N^4	BX8	BX^4
85	1	J10	J^5	N10	N^5	BX10	BX^5
86	1	J12	J^6	N12	N^6	BX12	BX^6
87	1	J14	J^7	N14	N^7	BX14	BX^7
88	-	VCC	-	VCC	-	VCC	-
89	-	NC	-	NC	-	NC	-
90	-	GND	-	GND	-	GND	-
91	-	TMS	-	TMS	-	TMS	-
92	1	VCCO (Bank 1)	-	VCCO (Bank 1)	-	VCCO (Bank 1)	-
93	1	K14	K^7	014	O^7	CX14	CX^7
94	1	K12	K^6	O12	O^6	CX12	CX^6
95	1	K10	K^5	O10	O^5	CX10	CX^5
96	1	K8	K^4	08	O^4	CX8	CX^4
97	1	K6	K^3	O6	O^3	CX6	CX^3
98	1	K4	K^2	O4	O^2	CX4	CX^2
99	1	K2	K^1	02	O^1	CX2	CX^1
100	1	K0	K^0	00	O^0	CX0	CX^0

Family	Part Number	Macrocells	Voltage	t <sub>PD</sub>	Package	Pin/Ball Count	I/O	Grade
	LC4384B-5FT256I	384	2.5	5	ftBGA	256	192	I
	LC4384B-75FT256I	384	2.5	7.5	ftBGA	256	192	I
	LC4384B-10FT256I	384	2.5	10	ftBGA	256	192	I
	LC4384B-5F256l1	384	2.5	5	fpBGA	256	192	I
LC4384B	LC4384B-75F256I1	384	2.5	7.5	fpBGA	256	192	I
	LC4384B-10F256l1	384	2.5	10	fpBGA	256	192	I
	LC4384B-5T176I	384	2.5	5	TQFP	176	128	I
	LC4384B-75T176I	384	2.5	7.5	TQFP	176	128	I
	LC4384B-10T176I	384	2.5	10	TQFP	176	128	I
	LC4512B-5FT256I	512	2.5	5	ftBGA	256	208	I
	LC4512B-75FT256I	512	2.5	7.5	ftBGA	256	208	I
	LC4512B-10FT256I	512	2.5	10	ftBGA	256	208	I
	LC4512B-5F256l1	512	2.5	5	fpBGA	256	208	I
LC4512B	LC4512B-75F256l1	512	2.5	7.5	fpBGA	256	208	I
	LC4512B-10F256l1	512	2.5	10	fpBGA	256	208	I
	LC4512B-5T176I	512	2.5	5	TQFP	176	128	I
	LC4512B-75T176I	512	2.5	7.5	TQFP	176	128	I
	LC4512B-10T176I	512	2.5	10	TQFP	176	128	I

#### ispMACH 4000B (2.5V) Industrial Devices (Cont.)

1. Use ftBGA package. fpBGA package devices have been discontinued via PCN#14A-07.

#### ispMACH 4000V (3.3V) Commercial Devices

Device	Part Number	Macrocells	Voltage	t <sub>PD</sub>	Package	Pin/Ball Count	I/O	Grade
	LC4032V-25T48C	32	3.3	2.5	TQFP	48	32	С
	LC4032V-5T48C	32	3.3	5	TQFP	48	32	С
LC4032V	LC4032V-75T48C	32	3.3	7.5	TQFP	48	32	С
L04032V	LC4032V-25T44C	32	3.3	2.5	TQFP	44	30	С
	LC4032V-5T44C	32	3.3	5	TQFP	44	30	С
	LC4032V-75T44C	32	3.3	7.5	TQFP	44	30	С
	LC4064V-25T100C	64	3.3	2.5	TQFP	100	64	С
	LC4064V-5T100C	64	3.3	5	TQFP	100	64	С
	LC4064V-75T100C	64	3.3	7.5	TQFP	100	64	С
	LC4064V-25T48C	64	3.3	2.5	TQFP	48	32	С
LC4064V	LC4064V-5T48C	64	3.3	5	TQFP	48	32	С
	LC4064V-75T48C	64	3.3	7.5	TQFP	48	32	С
	LC4064V-25T44C	64	3.3	2.5	TQFP	44	30	С
	LC4064V-5T44C	64	3.3	5	TQFP	44	30	С
	LC4064V-75T44C	64	3.3	7.5	TQFP	44	30	С

Device	Part Number	Macrocells	Voltage	t <sub>PD</sub>	Package	Pin/Ball Count	I/O	Grade
1.0.40001/	LC4032V-75T48E	32	3.3	7.5	TQFP	48	32	E
LC4032V	LC4032V-75T44E	32	3.3	7.5	TQFP	44	30	E
LC4064V	LC4064V-75T100E	64	3.3	7.5	TQFP	100	64	E
	LC4064V-75T48E	64	3.3	7.5	TQFP	48	32	E
	LC4064V-75T44E	64	3.3	7.5	TQFP	44	30	E
	LC4128V-75T144E	128	3.3	7.5	TQFP	144	96	E
LC4128V	LC4128V-75T128E	128	3.3	7.5	TQFP	128	92	E
	LC4128V-75T100E	128	3.3	7.5	TQFP	100	64	E
	LC4256V-75T176E	256	3.3	7.5	TQFP	176	128	E
LC4256V	LC4256V-75T144E	256	3.3	7.5	TQFP	144	96	E
	LC4256V-75T100E	256	3.3	7.5	TQFP	100	64	E

#### ispMACH 4000V (3.3V) Extended Temperature Devices

## Lead-Free Packaging

ispMACH 4000Z (Zero Power, 1.8V) Lead-Free Commercial Devices

Device	Part Number	Macrocells	Voltage	t <sub>PD</sub>	Package	Pin/Ball Count	I/O	Grade
	LC4032ZC-35MN56C	32	1.8	3.5	Lead-free csBGA	56	32	С
	LC4032ZC-5MN56C	32	1.8	5	Lead-free csBGA	56	32	С
LC4032ZC	LC4032ZC-75MN56C	32	1.8	7.5	Lead-free csBGA	56	32	С
LU40322U	LC4032ZC-35TN48C	32	1.8	3.5	Lead-free TQFP	48	32	С
	LC4032ZC-5TN48C	32	1.8	5	Lead-free TQFP	48	32	С
	LC4032ZC-75TN48C	32	1.8	7.5	Lead-free TQFP	48	32	С
	LC4064ZC-37MN132C	64	1.8	3.7	Lead-free csBGA	132	64	С
	LC4064ZC-5MN132C	64	1.8	5	Lead-free csBGA	132	64	С
	LC4064ZC-75MN132C	64	1.8	7.5	Lead-free csBGA	132	64	С
	LC4064ZC-37TN100C	64	1.8	3.7	Lead-free TQFP	100	64	С
	LC4064ZC-5TN100C	64	1.8	5	Lead-free TQFP	100	64	С
LC4064ZC	LC4064ZC-75TN100C	64	1.8	7.5	Lead-free TQFP	100	64	С
LC4004ZC	LC4064ZC-37MN56C	64	1.8	3.7	Lead-free csBGA	56	32	С
	LC4064ZC-5MN56C	64	1.8	5	Lead-free csBGA	56	32	С
	LC4064ZC-75MN56C	64	1.8	7.5	Lead-free csBGA	56	32	С
	LC4064ZC-37TN48C	64	1.8	3.7	Lead-free TQFP	48	32	С
	LC4064ZC-5TN48C	64	1.8	5	Lead-free TQFP	48	32	С
	LC4064ZC-75TN48C	64	1.8	7.5	Lead-free TQFP	48	32	С
	LC4128ZC-42MN132C	128	1.8	4.2	Lead-free csBGA	132	96	С
LC4128ZC	LC4128ZC-75MN132C	128	1.8	7.5	Lead-free csBGA	132	96	С
10412020	LC4128ZC-42TN100C	128	1.8	4.2	Lead-free TQFP	100	64	С
	LC4128ZC-75TN100C	128	1.8	7.5	Lead-free TQFP	100	64	С
	LC4256ZC-45TN176C	256	1.8	4.5	Lead-free TQFP	176	128	С
	LC4256ZC-75TN176C	256	1.8	7.5	Lead-free TQFP	176	128	С
LC4256ZC	LC4256ZC-45MN132C	256	1.8	4.5	Lead-free csBGA	132	96	С
10423020	LC4256ZC-75MN132C	256	1.8	7.5	Lead-free csBGA	132	96	С
	LC4256ZC-45TN100C	256	1.8	4.5	Lead-free TQFP	100	64	С
	LC4256ZC-75TN100C	256	1.8	7.5	Lead-free TQFP	100	64	С

#### ispMACH 4000Z (Zero Power, 1.8V) Lead-Free Industrial Devices

Device	Part Number	Macrocells	Voltage	t <sub>PD</sub>	Package	Pin/Ball Count	I/O	Grade
	LC4032ZC-5MN56I	32	1.8	5	Lead-free csBGA	56	32	I
LC4032ZC	LC4032ZC-75MN56I	32	1.8	7.5	Lead-free csBGA	56	32	I
LC40322C	LC4032ZC-5TN48I	32	1.8	5	Lead-free TQFP	48	32	Ι
	LC4032ZC-75TN48I	32	1.8	7.5	Lead-free TQFP	48	32	I

Device	Part Number	Macrocells	Voltage	t <sub>PD</sub>	Package	Pin/Ball Count	I/O	Grade
	LC4032V-5TN48I	32	3.3	5	Lead-free TQFP	48	32	I
	LC4032V-75TN48I	32	3.3	7.5	Lead-free TQFP	48	32	I
LC4032V	LC4032V-10TN48I	32	3.3	10	Lead-free TQFP	48	32	I
LC4032V	LC4032V-5TN44I	32	3.3	5	Lead-free TQFP	44	30	I
	LC4032V-75TN44I	32	3.3	7.5	Lead-free TQFP	44	30	I
	LC4032V-10TN44I	32	3.3	10	Lead-free TQFP	44	30	I
	LC4064V-5TN100I	64	3.3	5	Lead-free TQFP	100	64	I
	LC4064V-75TN100I	64	3.3	7.5	Lead-free TQFP	100	64	I
	LC4064V-10TN100I	64	3.3	10	Lead-free TQFP	100	64	I
	LC4064V-5TN48I	64	3.3	5	Lead-free TQFP	48	32	I
LC4064V	LC4064V-75TN48I	64	3.3	7.5	Lead-free TQFP	48	32	I
	LC4064V-10TN48I	64	3.3	10	Lead-free TQFP	48	32	I
	LC4064V-5TN44I	64	3.3	5	Lead-free TQFP	44	30	I
	LC4064V-75TN44I	64	3.3	7.5	Lead-free TQFP	44	30	I
	LC4064V-10TN44I	64	3.3	10	Lead-free TQFP	44	30	I
	LC4128V-5TN144I	128	3.3	5	Lead-free TQFP	144	96	I
	LC4128V-75TN144I	128	3.3	7.5	Lead-free TQFP	144	96	I
	LC4128V-10TN144I	128	3.3	10	Lead-free TQFP	144	96	I
	LC4128V-5TN128I	128	3.3	5	Lead-free TQFP	128	92	I
LC4128V	LC4128V-75TN128I	128	3.3	7.5	Lead-free TQFP	128	92	I
	LC4128V-10TN128I	128	3.3	10	Lead-free TQFP	128	92	I
	LC4128V-5TN100I	128	3.3	5	Lead-free TQFP	100	64	I
	LC4128V-75TN100I	128	3.3	7.5	Lead-free TQFP	100	64	I
	LC4128V-10TN100I	128	3.3	10	Lead-free TQFP	100	64	I

#### ispMACH 4000V (3.3V) Lead-Free Industrial Devices