



Welcome to [E·XFL.COM](https://www.e-xfl.com)

## Understanding [Embedded - CPLDs \(Complex Programmable Logic Devices\)](#)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

## Applications of Embedded - CPLDs

| Details                         |                                                                                                                                                                     |
|---------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                  | Obsolete                                                                                                                                                            |
| Programmable Type               | In System Programmable                                                                                                                                              |
| Delay Time tpd(1) Max           | 3 ns                                                                                                                                                                |
| Voltage Supply - Internal       | 2.3V ~ 2.7V                                                                                                                                                         |
| Number of Logic Elements/Blocks | 16                                                                                                                                                                  |
| Number of Macrocells            | 256                                                                                                                                                                 |
| Number of Gates                 | -                                                                                                                                                                   |
| Number of I/O                   | 64                                                                                                                                                                  |
| Operating Temperature           | 0°C ~ 90°C (TJ)                                                                                                                                                     |
| Mounting Type                   | Surface Mount                                                                                                                                                       |
| Package / Case                  | 100-LQFP                                                                                                                                                            |
| Supplier Device Package         | 100-TQFP (14x14)                                                                                                                                                    |
| Purchase URL                    | <a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/lc4256b-3tn100c">https://www.e-xfl.com/product-detail/lattice-semiconductor/lc4256b-3tn100c</a> |

- Block CLK2
- Block CLK3
- PT Clock
- PT Clock Inverted
- Shared PT Clock
- Ground

### Clock Enable Multiplexer

Each macrocell has a 4:1 clock enable multiplexer. This allows the clock enable signal to be selected from the following four sources:

- PT Initialization/CE
- PT Initialization/CE Inverted
- Shared PT Clock
- Logic High

### Initialization Control


The ispMACH 4000 family architecture accommodates both block-level and macrocell-level set and reset capability. There is one block-level initialization term that is distributed to all macrocell registers in a GLB. At the macrocell level, two product terms can be “stolen” from the cluster associated with a macrocell to be used for set/reset functionality. A reset/preset swapping feature in each macrocell allows for reset and preset to be exchanged, providing flexibility.

Note that the reset/preset swapping selection feature affects power-up reset as well. All flip-flops power up to a known state for predictable system initialization. If a macrocell is configured to SET on a signal from the block-level initialization, then that macrocell will be SET during device power-up. If a macrocell is configured to RESET on a signal from the block-level initialization or is not configured for set/reset, then that macrocell will RESET on power-up. To guarantee initialization values, the  $V_{CC}$  rise must be monotonic, and the clock must be inactive until the reset delay time has elapsed.

### GLB Clock Generator

Each ispMACH 4000 device has up to four clock pins that are also routed to the GRP to be used as inputs. These pins drive a clock generator in each GLB, as shown in Figure 6. The clock generator provides four clock signals that can be used anywhere in the GLB. These four GLB clock signals can consist of a number of combinations of the true and complement edges of the global clock signals.

**Figure 6. GLB Clock Generator**



## Output Routing Pool (ORP)

The Output Routing Pool allows macrocell outputs to be connected to any of several I/O cells within an I/O block. This provides greater flexibility in determining the pinout and allows design changes to occur without affecting the pinout. The output routing pool also provides a parallel capability for routing macrocell-level OE product terms. This allows the OE product term to follow the macrocell output as it is switched between I/O cells. Additionally, the output routing pool allows the macrocell output or true and complement forms of the 5-PT bypass signal to bypass the output routing multiplexers and feed the I/O cell directly. The enhanced ORP of the ispMACH 4000 family consists of the following elements:

- Output Routing Multiplexers
- OE Routing Multiplexers
- Output Routing Pool Bypass Multiplexers

Figure 7 shows the structure of the ORP from the I/O cell perspective. This is referred to as an ORP slice. Each ORP has as many ORP slices as there are I/O cells in the corresponding I/O block.

**Figure 7. ORP Slice**



## Output Routing Multiplexers

The details of connections between the macrocells and the I/O cells vary across devices and within a device dependent on the maximum number of I/Os available. Tables 5-9 provide the connection details.

**Table 6. ORP Combinations for I/O Blocks with 8 I/Os**

| I/O Cell | Available Macrocells                 |
|----------|--------------------------------------|
| I/O 0    | M0, M1, M2, M3, M4, M5, M6, M7       |
| I/O 1    | M2, M3, M4, M5, M6, M7, M8, M9       |
| I/O 2    | M4, M5, M6, M7, M8, M9, M10, M11     |
| I/O 3    | M6, M7, M8, M9, M10, M11, M12, M13   |
| I/O 4    | M8, M9, M10, M11, M12, M13, M14, M15 |
| I/O 5    | M10, M11, M12, M13, M14, M15, M0, M1 |
| I/O 6    | M12, M13, M14, M15, M0, M1, M2, M3   |
| I/O 7    | M14, M15, M0, M1, M2, M3, M4, M5     |

## I/O Recommended Operating Conditions

| Standard                          | $V_{CCO}$ (V) <sup>1</sup> |      |
|-----------------------------------|----------------------------|------|
|                                   | Min.                       | Max. |
| LVTTL                             | 3.0                        | 3.6  |
| LVC MOS 3.3                       | 3.0                        | 3.6  |
| Extended LVC MOS 3.3 <sup>2</sup> | 2.7                        | 3.6  |
| LVC MOS 2.5                       | 2.3                        | 2.7  |
| LVC MOS 1.8                       | 1.65                       | 1.95 |
| PCI 3.3                           | 3.0                        | 3.6  |

1. Typical values for  $V_{CCO}$  are the average of the min. and max. values.

2. ispMACH 4000Z only.

## DC Electrical Characteristics

### Over Recommended Operating Conditions




| Symbol                 | Parameter                                             | Condition                                                                       | Min.             | Typ. | Max.             | Units   |
|------------------------|-------------------------------------------------------|---------------------------------------------------------------------------------|------------------|------|------------------|---------|
| $I_{IL}, I_{IH}^{1,4}$ | Input Leakage Current (ispMACH 4000Z)                 | $0 \leq V_{IN} < V_{CCO}$                                                       | —                | 0.5  | 1                | $\mu A$ |
| $I_{IH}^1$             | Input High Leakage Current (ispMACH 4000Z)            | $V_{CCO} < V_{IN} \leq 5.5V$                                                    | —                | —    | 10               | $\mu A$ |
| $I_{IL}, I_{IH}^1$     | Input Leakage Current (ispMACH 4000V/B/C)             | $0 \leq V_{IN} \leq 3.6V, T_j = 105^\circ C$                                    | —                | —    | 10               | $\mu A$ |
|                        |                                                       | $0 \leq V_{IN} \leq 3.6V, T_j = 130^\circ C$                                    | —                | —    | 15               | $\mu A$ |
| $I_{IH}^{1,2}$         | Input High Leakage Current (ispMACH 4000V/B/C)        | $3.6V < V_{IN} \leq 5.5V, T_j = 105^\circ C$<br>$3.0V \leq V_{CCO} \leq 3.6V^1$ | —                | —    | 20               | $\mu A$ |
|                        |                                                       | $3.6V < V_{IN} \leq 5.5V, T_j = 130^\circ C$<br>$3.0V \leq V_{CCO} \leq 3.6V^1$ | —                | —    | 50               | $\mu A$ |
| $I_{PU}$               | I/O Weak Pull-up Resistor Current (ispMACH 4000Z)     | $0 \leq V_{IN} \leq 0.7V_{CCO}$                                                 | -30              | —    | -150             | $\mu A$ |
|                        | I/O Weak Pull-up Resistor Current (ispMACH 4000V/B/C) | $0 \leq V_{IN} \leq 0.7V_{CCO}$                                                 | -30              | —    | -200             | $\mu A$ |
| $I_{PD}$               | I/O Weak Pull-down Resistor Current                   | $V_{IL} (MAX) \leq V_{IN} \leq V_{IH} (MIN)$                                    | 30               | —    | 150              | $\mu A$ |
| $I_{BHLS}$             | Bus Hold Low Sustaining Current                       | $V_{IN} = V_{IL} (MAX)$                                                         | 30               | —    | —                | $\mu A$ |
| $I_{BHHS}$             | Bus Hold High Sustaining Current                      | $V_{IN} = 0.7 V_{CCO}$                                                          | -30              | —    | —                | $\mu A$ |
| $I_{BHLO}$             | Bus Hold Low Overdrive Current                        | $0V \leq V_{IN} \leq V_{BHT}$                                                   | —                | —    | 150              | $\mu A$ |
| $I_{BHHO}$             | Bus Hold High Overdrive Current                       | $V_{BHT} \leq V_{IN} \leq V_{CCO}$                                              | —                | —    | -150             | $\mu A$ |
| $V_{BHT}$              | Bus Hold Trip Points                                  | —                                                                               | $V_{CCO} * 0.35$ | —    | $V_{CCO} * 0.65$ | V       |
| $C_1$                  | I/O Capacitance <sup>3</sup>                          | $V_{CCO} = 3.3V, 2.5V, 1.8V$                                                    | —                | 8    | —                | pf      |
|                        |                                                       | $V_{CC} = 1.8V, V_{IO} = 0 \text{ to } V_{IH} (MAX)$                            | —                |      | —                |         |
| $C_2$                  | Clock Capacitance <sup>3</sup>                        | $V_{CCO} = 3.3V, 2.5V, 1.8V$                                                    | —                | 6    | —                | pf      |
|                        |                                                       | $V_{CC} = 1.8V, V_{IO} = 0 \text{ to } V_{IH} (MAX)$                            | —                |      | —                |         |
| $C_3$                  | Global Input Capacitance <sup>3</sup>                 | $V_{CCO} = 3.3V, 2.5V, 1.8V$                                                    | —                | 6    | —                | pf      |
|                        |                                                       | $V_{CC} = 1.8V, V_{IO} = 0 \text{ to } V_{IH} (MAX)$                            | —                |      | —                |         |

1. Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output driver tristated. It is not measured with the output driver active. Bus maintenance circuits are disabled.

2. 5V tolerant inputs and I/O should only be placed in banks where  $3.0V \leq V_{CCO} \leq 3.6V$ .

3.  $T_A = 25^\circ C$ ,  $f = 1.0MHz$

4.  $I_{IH}$  excursions of up to 1.5 $\mu A$  maximum per pin above the spec limit may be observed for certain voltage conditions on no more than 10% of the device's I/O pins.



## ispMACH 4000V/B/C External Switching Characteristics

Over Recommended Operating Conditions

| Parameter        | Description <sup>1, 2, 3</sup>                                             | -25  |      | -27  |      | -3   |      | -35  |      | Units |
|------------------|----------------------------------------------------------------------------|------|------|------|------|------|------|------|------|-------|
|                  |                                                                            | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |       |
| $t_{PD}$         | 5-PT bypass combinatorial propagation delay                                | —    | 2.5  | —    | 2.7  | —    | 3.0  | —    | 3.5  | ns    |
| $t_{PD\_MC}$     | 20-PT combinatorial propagation delay through macrocell                    | —    | 3.2  | —    | 3.5  | —    | 3.8  | —    | 4.2  | ns    |
| $t_S$            | GLB register setup time before clock                                       | 1.8  | —    | 1.8  | —    | 2.0  | —    | 2.0  | —    | ns    |
| $t_{ST}$         | GLB register setup time before clock with T-type register                  | 2.0  | —    | 2.0  | —    | 2.2  | —    | 2.2  | —    | ns    |
| $t_{SIR}$        | GLB register setup time before clock, input register path                  | 0.7  | —    | 1.0  | —    | 1.0  | —    | 1.0  | —    | ns    |
| $t_{SIRZ}$       | GLB register setup time before clock with zero hold                        | 1.7  | —    | 2.0  | —    | 2.0  | —    | 2.0  | —    | ns    |
| $t_H$            | GLB register hold time after clock                                         | 0.0  | —    | 0.0  | —    | 0.0  | —    | 0.0  | —    | ns    |
| $t_{HT}$         | GLB register hold time after clock with T-type register                    | 0.0  | —    | 0.0  | —    | 0.0  | —    | 0.0  | —    | ns    |
| $t_{HIR}$        | GLB register hold time after clock, input register path                    | 0.9  | —    | 1.0  | —    | 1.0  | —    | 1.0  | —    | ns    |
| $t_{HIRZ}$       | GLB register hold time after clock, input register path with zero hold     | 0.0  | —    | 0.0  | —    | 0.0  | —    | 0.0  | —    | ns    |
| $t_{CO}$         | GLB register clock-to-output delay                                         | —    | 2.2  | —    | 2.7  | —    | 2.7  | —    | 2.7  | ns    |
| $t_R$            | External reset pin to output delay                                         | —    | 3.5  | —    | 4.0  | —    | 4.4  | —    | 4.5  | ns    |
| $t_{RW}$         | External reset pulse duration                                              | 1.5  | —    | 1.5  | —    | 1.5  | —    | 1.5  | -    | ns    |
| $t_{PTOE/DIS}$   | Input to output local product term output enable/disable                   | —    | 4.0  | —    | 4.5  | —    | 5.0  | —    | 5.5  | ns    |
| $t_{GPTOE/DIS}$  | Input to output global product term output enable/disable                  | —    | 5.0  | —    | 6.5  | —    | 8.0  | —    | 8.0  | ns    |
| $t_{GOE/DIS}$    | Global OE input to output enable/disable                                   | —    | 3.0  | —    | 3.5  | —    | 4.0  | —    | 4.5  | ns    |
| $t_{CW}$         | Global clock width, high or low                                            | 1.1  | —    | 1.3  | —    | 1.3  | —    | 1.3  | —    | ns    |
| $t_{GW}$         | Global gate width low (for low transparent) or high (for high transparent) | 1.1  | —    | 1.3  | —    | 1.3  | —    | 1.3  | —    | ns    |
| $t_{WIR}$        | Input register clock width, high or low                                    | 1.1  | —    | 1.3  | —    | 1.3  | —    | 1.3  | —    | ns    |
| $f_{MAX}^4$      | Clock frequency with internal feedback                                     | —    | 400  | —    | 333  | —    | 322  | —    | 322  | MHz   |
| $f_{MAX} (Ext.)$ | Clock frequency with external feedback, $[1/(t_S + t_{CO})]$               | —    | 250  | —    | 222  | —    | 212  | —    | 212  | MHz   |

1. Timing numbers are based on default LVCMOS 1.8 I/O buffers. Use timing adjusters provided to calculate other standards.

Timing v.3.2

2. Measured using standard switching circuit, assuming GRP loading of 1 and 1 output switching.

3. Pulse widths and clock widths less than minimum will cause unknown behavior.

4. Standard 16-bit counter using GRP feedback.

## ispMACH 4000V/B/C Internal Timing Parameters

Over Recommended Operating Conditions

| Parameter             | Description                                      | -2.5 |      | -2.7 |      | -3   |      | -3.5 |      | Units |
|-----------------------|--------------------------------------------------|------|------|------|------|------|------|------|------|-------|
| In/Out Delays         |                                                  |      |      |      |      |      |      |      |      |       |
| t <sub>IN</sub>       | Input Buffer Delay                               | —    | 0.60 | —    | 0.60 | —    | 0.70 | —    | 0.70 | ns    |
| t <sub>GOE</sub>      | Global OE Pin Delay                              | —    | 2.04 | —    | 2.54 | —    | 3.04 | —    | 3.54 | ns    |
| t <sub>GCLK_IN</sub>  | Global Clock Input Buffer Delay                  | —    | 0.78 | —    | 1.28 | —    | 1.28 | —    | 1.28 | ns    |
| t <sub>BUF</sub>      | Delay through Output Buffer                      | —    | 0.85 | —    | 0.85 | —    | 0.85 | —    | 0.85 | ns    |
| t <sub>EN</sub>       | Output Enable Time                               | —    | 0.96 | —    | 0.96 | —    | 0.96 | —    | 0.96 | ns    |
| t <sub>DIS</sub>      | Output Disable Time                              | —    | 0.96 | —    | 0.96 | —    | 0.96 | —    | 0.96 | ns    |
| Routing/GLB Delays    |                                                  |      |      |      |      |      |      |      |      |       |
| t <sub>ROUTE</sub>    | Delay through GRP                                | —    | 0.61 | —    | 0.81 | —    | 1.01 | —    | 1.01 | ns    |
| t <sub>MCELL</sub>    | Macrocell Delay                                  | —    | 0.45 | —    | 0.55 | —    | 0.55 | —    | 0.65 | ns    |
| t <sub>INREG</sub>    | Input Buffer to Macrocell Register Delay         | —    | 0.11 | —    | 0.31 | —    | 0.31 | —    | 0.31 | ns    |
| t <sub>FBK</sub>      | Internal Feedback Delay                          | —    | 0.00 | —    | 0.00 | —    | 0.00 | —    | 0.00 | ns    |
| t <sub>PDb</sub>      | 5-PT Bypass Propagation Delay                    | —    | 0.44 | —    | 0.44 | —    | 0.44 | —    | 0.94 | ns    |
| t <sub>PDi</sub>      | Macrocell Propagation Delay                      | —    | 0.64 | —    | 0.64 | —    | 0.64 | —    | 0.94 | ns    |
| Register/Latch Delays |                                                  |      |      |      |      |      |      |      |      |       |
| t <sub>S</sub>        | D-Register Setup Time (Global Clock)             | 0.92 | —    | 1.12 | —    | 1.02 | —    | 0.92 | —    | ns    |
| t <sub>S_PT</sub>     | D-Register Setup Time (Product Term Clock)       | 1.42 | —    | 1.32 | —    | 1.32 | —    | 1.32 | —    | ns    |
| t <sub>ST</sub>       | T-Register Setup Time (Global Clock)             | 1.12 | —    | 1.32 | —    | 1.22 | —    | 1.12 | —    | ns    |
| t <sub>ST_PT</sub>    | T-Register Setup Time (Product Term Clock)       | 1.42 | —    | 1.32 | —    | 1.32 | —    | 1.32 | —    | ns    |
| t <sub>H</sub>        | D-Register Hold Time                             | 0.88 | —    | 0.68 | —    | 0.98 | —    | 1.08 | —    | ns    |
| t <sub>HT</sub>       | T-Register Hold Time                             | 0.88 | —    | 0.68 | —    | 0.98 | —    | 1.08 | —    | ns    |
| t <sub>SIR</sub>      | D-Input Register Setup Time (Global Clock)       | 0.82 | —    | 1.37 | —    | 1.27 | —    | 1.27 | —    | ns    |
| t <sub>SIR_PT</sub>   | D-Input Register Setup Time (Product Term Clock) | 1.45 | —    | 1.45 | —    | 1.45 | —    | 1.45 | —    | ns    |
| t <sub>HIR</sub>      | D-Input Register Hold Time (Global Clock)        | 0.88 | —    | 0.63 | —    | 0.73 | —    | 0.73 | —    | ns    |
| t <sub>HIR_PT</sub>   | D-Input Register Hold Time (Product Term Clock)  | 0.88 | —    | 0.63 | —    | 0.73 | —    | 0.73 | —    | ns    |
| t <sub>COi</sub>      | Register Clock to Output/Feedback MUX Time       | —    | 0.52 | —    | 0.52 | —    | 0.52 | —    | 0.52 | ns    |
| t <sub>CES</sub>      | Clock Enable Setup Time                          | 2.25 | —    | 2.25 | —    | 2.25 | —    | 2.25 | —    | ns    |
| t <sub>CEH</sub>      | Clock Enable Hold Time                           | 1.88 | —    | 1.88 | —    | 1.88 | —    | 1.88 | —    | ns    |
| t <sub>SL</sub>       | Latch Setup Time (Global Clock)                  | 0.92 | —    | 1.12 | —    | 1.02 | —    | 0.92 | —    | ns    |
| t <sub>SL_PT</sub>    | Latch Setup Time (Product Term Clock)            | 1.42 | —    | 1.32 | —    | 1.32 | —    | 1.32 | —    | ns    |
| t <sub>HL</sub>       | Latch Hold Time                                  | 1.17 | —    | 1.17 | —    | 1.17 | —    | 1.17 | —    | ns    |
| t <sub>GOi</sub>      | Latch Gate to Output/Feedback MUX Time           | —    | 0.33 | —    | 0.33 | —    | 0.33 | —    | 0.33 | ns    |

## ispMACH 4000V/B/C Internal Timing Parameters

Over Recommended Operating Conditions

| Parameter             | Description                                                            | -5   |      | -75  |      | -10  |      | Units |
|-----------------------|------------------------------------------------------------------------|------|------|------|------|------|------|-------|
|                       |                                                                        | Min. | Max. | Min. | Max. | Min. | Max. |       |
| In/Out Delays         |                                                                        |      |      |      |      |      |      |       |
| t <sub>IN</sub>       | Input Buffer Delay                                                     | —    | 0.95 | —    | 1.50 | —    | 2.00 | ns    |
| t <sub>GOE</sub>      | Global OE Pin Delay                                                    | —    | 4.04 | —    | 6.04 | —    | 7.04 | ns    |
| t <sub>GCLK_IN</sub>  | Global Clock Input Buffer Delay                                        | —    | 1.83 | —    | 2.28 | —    | 3.28 | ns    |
| t <sub>BUF</sub>      | Delay through Output Buffer                                            | —    | 1.00 | —    | 1.50 | —    | 1.50 | ns    |
| t <sub>EN</sub>       | Output Enable Time                                                     | —    | 0.96 | —    | 0.96 | —    | 0.96 | ns    |
| t <sub>DIS</sub>      | Output Disable Time                                                    | —    | 0.96 | —    | 0.96 | —    | 0.96 | ns    |
| Routing/GLB Delays    |                                                                        |      |      |      |      |      |      |       |
| t <sub>ROUTE</sub>    | Delay through GRP                                                      | —    | 1.51 | —    | 2.26 | —    | 3.26 | ns    |
| t <sub>MCELL</sub>    | Macrocell Delay                                                        | —    | 1.05 | —    | 1.45 | —    | 1.95 | ns    |
| t <sub>INREG</sub>    | Input Buffer to Macrocell Register Delay                               | —    | 0.56 | —    | 0.96 | —    | 1.46 | ns    |
| t <sub>FBK</sub>      | Internal Feedback Delay                                                | —    | 0.00 | —    | 0.00 | —    | 0.00 | ns    |
| t <sub>PDb</sub>      | 5-PT Bypass Propagation Delay                                          | —    | 1.54 | —    | 2.24 | —    | 3.24 | ns    |
| t <sub>PDi</sub>      | Macrocell Propagation Delay                                            | —    | 0.94 | —    | 1.24 | —    | 1.74 | ns    |
| Register/Latch Delays |                                                                        |      |      |      |      |      |      |       |
| t <sub>S</sub>        | D-Register Setup Time (Global Clock)                                   | 1.32 | —    | 1.57 | —    | 1.57 | —    | ns    |
| t <sub>S_PT</sub>     | D-Register Setup Time (Product Term Clock)                             | 1.32 | —    | 1.32 | —    | 1.32 | —    | ns    |
| t <sub>ST</sub>       | T-Register Setup Time (Global Clock)                                   | 1.52 | —    | 1.77 | —    | 1.77 | —    | ns    |
| t <sub>ST_PT</sub>    | T-Register Setup Time (Product Term Clock)                             | 1.32 | —    | 1.32 | —    | 1.32 | —    | ns    |
| t <sub>H</sub>        | D-Register Hold Time                                                   | 1.68 | —    | 2.93 | —    | 3.93 | —    | ns    |
| t <sub>HT</sub>       | T-Register Hold Time                                                   | 1.68 | —    | 2.93 | —    | 3.93 | —    | ns    |
| t <sub>SIR</sub>      | D-Input Register Setup Time (Global Clock)                             | 1.52 | —    | 1.57 | —    | 1.57 | —    | ns    |
| t <sub>SIR_PT</sub>   | D-Input Register Setup Time (Product Term Clock)                       | 1.45 | —    | 1.45 | —    | 1.45 | —    | ns    |
| t <sub>HIR</sub>      | D-Input Register Hold Time (Global Clock)                              | 0.68 | —    | 1.18 | —    | 1.18 | —    | ns    |
| t <sub>HIR_PT</sub>   | D-Input Register Hold Time (Product Term Clock)                        | 0.68 | —    | 1.18 | —    | 1.18 | —    | ns    |
| t <sub>COi</sub>      | Register Clock to Output/Feedback MUX Time                             | —    | 0.52 | —    | 0.67 | —    | 1.17 | ns    |
| t <sub>CES</sub>      | Clock Enable Setup Time                                                | 2.25 | —    | 2.25 | —    | 2.25 | —    | ns    |
| t <sub>CEH</sub>      | Clock Enable Hold Time                                                 | 1.88 | —    | 1.88 | —    | 1.88 | —    | ns    |
| t <sub>SL</sub>       | Latch Setup Time (Global Clock)                                        | 1.32 | —    | 1.57 | —    | 1.57 | —    | ns    |
| t <sub>SL_PT</sub>    | Latch Setup Time (Product Term Clock)                                  | 1.32 | —    | 1.32 | —    | 1.32 | —    | ns    |
| t <sub>HL</sub>       | Latch Hold Time                                                        | 1.17 | —    | 1.17 | —    | 1.17 | —    | ns    |
| t <sub>GOi</sub>      | Latch Gate to Output/Feedback MUX Time                                 | —    | 0.33 | —    | 0.33 | —    | 0.33 | ns    |
| t <sub>PDLi</sub>     | Propagation Delay through Transparent Latch to Output/<br>Feedback MUX | —    | 0.25 | —    | 0.25 | —    | 0.25 | ns    |
| t <sub>SRI</sub>      | Asynchronous Reset or Set to Output/Feedback MUX<br>Delay              | 0.28 | —    | 0.28 | —    | 0.28 | —    | ns    |
| t <sub>SRR</sub>      | Asynchronous Reset or Set Recovery Time                                | 1.67 | —    | 1.67 | —    | 1.67 | —    | ns    |
| Control Delays        |                                                                        |      |      |      |      |      |      |       |
| t <sub>BCLK</sub>     | GLB PT Clock Delay                                                     | —    | 1.12 | —    | 1.12 | —    | 0.62 | ns    |
| t <sub>PTCLK</sub>    | Macrocell PT Clock Delay                                               | —    | 0.87 | —    | 0.87 | —    | 0.87 | ns    |
| t <sub>BSR</sub>      | GLB PT Set/Reset Delay                                                 | —    | 1.83 | —    | 1.83 | —    | 1.83 | ns    |
| t <sub>PTSR</sub>     | Macrocell PT Set/Reset Delay                                           | —    | 2.51 | —    | 3.41 | —    | 3.41 | ns    |

---

**ispMACH 4000V/B/C Internal Timing Parameters (Cont.)****Over Recommended Operating Conditions**

| Parameter          | Description           | -5   |      | -75  |      | -10  |      | Units |
|--------------------|-----------------------|------|------|------|------|------|------|-------|
|                    |                       | Min. | Max. | Min. | Max. | Min. | Max. |       |
| t <sub>GPTOE</sub> | Global PT OE Delay    | —    | 5.58 | —    | 5.58 | —    | 5.78 | ns    |
| t <sub>PTOE</sub>  | Macrocell PT OE Delay | —    | 3.58 | —    | 4.28 | —    | 4.28 | ns    |

Timing v.3.2

Note: Internal Timing Parameters are not tested and are for reference only. Refer to the Timing Model in this data sheet for further details.

**ispMACH 4000Z Internal Timing Parameters (Cont.)****Over Recommended Operating Conditions**

| Parameter          | Description           | -35  |      | -37  |      | -42  |      | Units |
|--------------------|-----------------------|------|------|------|------|------|------|-------|
|                    |                       | Min. | Max. | Min. | Max. | Min. | Max. |       |
| t <sub>GPTOE</sub> | Global PT OE Delay    | —    | 1.9  | —    | 2.35 | —    | 2.60 | ns    |
| t <sub>PPTOE</sub> | Macrocell PT OE Delay | —    | 2.4  | —    | 3.35 | —    | 2.60 | ns    |

Note: Internal Timing Parameters are not tested and are for reference only. Refer to the timing model in this data sheet for further details.

Timing v.2.2

**ispMACH 4000Z Internal Timing Parameters (Cont.)**

Over Recommended Operating Conditions

| Parameter             | Description                                                            | -45  |      | -5   |      | -75  |      | Units |
|-----------------------|------------------------------------------------------------------------|------|------|------|------|------|------|-------|
|                       |                                                                        | Min. | Max. | Min. | Max. | Min. | Max. |       |
| In/Out Delays         |                                                                        |      |      |      |      |      |      |       |
| t <sub>IN</sub>       | Input Buffer Delay                                                     | —    | 0.95 | —    | 1.25 | —    | 1.80 | ns    |
| t <sub>GOE</sub>      | Global OE Pin Delay                                                    | —    | 3.00 | —    | 3.50 | —    | 4.30 | ns    |
| t <sub>GCLK_IN</sub>  | Global Clock Input Buffer Delay                                        | —    | 1.95 | —    | 2.05 | —    | 2.15 | ns    |
| t <sub>BUF</sub>      | Delay through Output Buffer                                            | —    | 1.10 | —    | 1.00 | —    | 1.30 | ns    |
| t <sub>EN</sub>       | Output Enable Time                                                     | —    | 2.50 | —    | 2.50 | —    | 2.70 | ns    |
| t <sub>DIS</sub>      | Output Disable Time                                                    | —    | 2.50 | —    | 2.50 | —    | 2.70 | ns    |
| Routing/GLB Delays    |                                                                        |      |      |      |      |      |      |       |
| t <sub>ROUTE</sub>    | Delay through GRP                                                      | —    | 2.25 | —    | 2.05 | —    | 2.50 | ns    |
| t <sub>MCELL</sub>    | Macrocell Delay                                                        | —    | 0.65 | —    | 0.65 | —    | 1.00 | ns    |
| t <sub>INREG</sub>    | Input Buffer to Macrocell Register Delay                               | —    | 1.00 | —    | 1.00 | —    | 1.00 | ns    |
| t <sub>FBK</sub>      | Internal Feedback Delay                                                | —    | 0.35 | —    | 0.05 | —    | 0.05 | ns    |
| t <sub>PDb</sub>      | 5-PT Bypass Propagation Delay                                          | —    | 0.20 | —    | 0.70 | —    | 1.90 | ns    |
| t <sub>PDi</sub>      | Macrocell Propagation Delay                                            | —    | 0.45 | —    | 0.65 | —    | 1.00 | ns    |
| Register/Latch Delays |                                                                        |      |      |      |      |      |      |       |
| t <sub>S</sub>        | D-Register Setup Time (Global Clock)                                   | 1.00 | —    | 1.10 | —    | 1.35 | —    | ns    |
| t <sub>S_PT</sub>     | D-Register Setup Time (Product Term Clock)                             | 2.10 | —    | 1.90 | —    | 2.45 | —    | ns    |
| t <sub>ST</sub>       | T-Register Setup Time (Global Clock)                                   | 1.20 | —    | 1.30 | —    | 1.55 | —    | ns    |
| t <sub>ST_PT</sub>    | T-register Setup Time (Product Term Clock)                             | 2.30 | —    | 2.10 | —    | 2.75 | —    | ns    |
| t <sub>H</sub>        | D-Register Hold Time                                                   | 1.90 | —    | 1.90 | —    | 3.15 | —    | ns    |
| t <sub>HT</sub>       | T-Resister Hold Time                                                   | 1.90 | —    | 1.90 | —    | 3.15 | —    | ns    |
| t <sub>SIR</sub>      | D-Input Register Setup Time (Global Clock)                             | 1.30 | —    | 1.10 | —    | 0.75 | —    | ns    |
| t <sub>SIR_PT</sub>   | D-Input Register Setup Time (Product Term Clock)                       | 1.45 | —    | 1.45 | —    | 1.45 | —    | ns    |
| t <sub>HIR</sub>      | D-Input Register Hold Time (Global Clock)                              | 1.30 | —    | 1.50 | —    | 1.95 | —    | ns    |
| t <sub>HIR_PT</sub>   | D-Input Register Hold Time (Product Term Clock)                        | 1.00 | —    | 1.00 | —    | 1.18 | —    | ns    |
| t <sub>COi</sub>      | Register Clock to Output/Feedback MUX Time                             | —    | 0.75 | —    | 1.15 | —    | 1.05 | ns    |
| t <sub>CES</sub>      | Clock Enable Setup Time                                                | 2.00 | —    | 2.00 | —    | 2.00 | —    | ns    |
| t <sub>CEH</sub>      | Clock Enable Hold Time                                                 | 0.00 | —    | 0.00 | —    | 0.00 | —    | ns    |
| t <sub>SL</sub>       | Latch Setup Time (Global Clock)                                        | 1.00 | —    | 1.00 | —    | 1.65 | —    | ns    |
| t <sub>SL_PT</sub>    | Latch Setup Time (Product Term Clock)                                  | 2.10 | —    | 1.90 | —    | 2.15 | —    | ns    |
| t <sub>HL</sub>       | Latch Hold Time                                                        | 2.00 | —    | 2.00 | —    | 1.17 | —    | ns    |
| t <sub>GOi</sub>      | Latch Gate to Output/Feedback MUX Time                                 | —    | 0.33 | —    | 0.33 | —    | 0.33 | ns    |
| t <sub>PDLi</sub>     | Propagation Delay through Transparent Latch to Output/<br>Feedback MUX | —    | 0.25 | —    | 0.25 | —    | 0.25 | ns    |
| t <sub>SRi</sub>      | Asynchronous Reset or Set to Output/Feedback MUX Delay                 | —    | 0.97 | —    | 0.97 | —    | 0.28 | ns    |
| t <sub>SRR</sub>      | Asynchronous Reset or Set Recovery Delay                               | —    | 1.80 | —    | 1.80 | —    | 1.67 | ns    |
| Control Delays        |                                                                        |      |      |      |      |      |      |       |
| t <sub>BCLK</sub>     | GLB PT Clock Delay                                                     | —    | 1.55 | —    | 1.55 | —    | 1.25 | ns    |
| t <sub>PTCLK</sub>    | Macrocell PT Clock Delay                                               | —    | 1.55 | —    | 1.55 | —    | 1.25 | ns    |
| t <sub>BSR</sub>      | GLB PT Set/Reset Delay                                                 | —    | 1.83 | —    | 1.83 | —    | 1.83 | ns    |
| t <sub>PTSR</sub>     | Macrocell PT Set/Reset Delay                                           | —    | 1.83 | —    | 1.83 | —    | 2.72 | ns    |
| t <sub>GPTOE</sub>    | Global PT OE Delay                                                     | —    | 4.30 | —    | 4.20 | —    | 3.50 | ns    |

**ispMACH 4000V/B/C Timing Adders<sup>1</sup>**

| Adder Type                        | Base Parameter                                            | Description                                | -25  |      | -27  |      | -3   |      | -35  |      | Units |
|-----------------------------------|-----------------------------------------------------------|--------------------------------------------|------|------|------|------|------|------|------|------|-------|
|                                   |                                                           |                                            | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |       |
| Optional Delay Adders             |                                                           |                                            |      |      |      |      |      |      |      |      |       |
| t <sub>INDIO</sub>                | t <sub>INREG</sub>                                        | Input register delay                       | —    | 0.95 | —    | 1.00 | —    | 1.00 | —    | 1.00 | ns    |
| t <sub>EXP</sub>                  | t <sub>MCELL</sub>                                        | Product term expander delay                | —    | 0.33 | —    | 0.33 | —    | 0.33 | —    | 0.33 | ns    |
| t <sub>ORP</sub>                  | —                                                         | Output routing pool delay                  | —    | 0.05 | —    | 0.05 | —    | 0.05 | —    | 0.05 | ns    |
| t <sub>BLA</sub>                  | t <sub>ROUTE</sub>                                        | Additional block loading adder             | —    | 0.03 | —    | 0.05 | —    | 0.05 | —    | 0.05 | ns    |
| t <sub>IOI</sub> Input Adjusters  |                                                           |                                            |      |      |      |      |      |      |      |      |       |
| LVTTL_in                          | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub> | Using LVTTL standard                       | —    | 0.60 | —    | 0.60 | —    | 0.60 | —    | 0.60 | ns    |
| LVC MOS33_in                      | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub> | Using LVC MOS 3.3 standard                 | —    | 0.60 | —    | 0.60 | —    | 0.60 | —    | 0.60 | ns    |
| LVC MOS25_in                      | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub> | Using LVC MOS 2.5 standard                 | —    | 0.60 | —    | 0.60 | —    | 0.60 | —    | 0.60 | ns    |
| LVC MOS18_in                      | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub> | Using LVC MOS 1.8 standard                 | —    | 0.00 | —    | 0.00 | —    | 0.00 | —    | 0.00 | ns    |
| PCI_in                            | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>GOE</sub> | Using PCI compatible input                 | —    | 0.60 | —    | 0.60 | —    | 0.60 | —    | 0.60 | ns    |
| t <sub>IOO</sub> Output Adjusters |                                                           |                                            |      |      |      |      |      |      |      |      |       |
| LVTTL_out                         | t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>     | Output configured as TTL buffer            | —    | 0.20 | —    | 0.20 | —    | 0.20 | —    | 0.20 | ns    |
| LVC MOS33_out                     | t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>     | Output configured as 3.3V buffer           | —    | 0.20 | —    | 0.20 | —    | 0.20 | —    | 0.20 | ns    |
| LVC MOS25_out                     | t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>     | Output configured as 2.5V buffer           | —    | 0.10 | —    | 0.10 | —    | 0.10 | —    | 0.10 | ns    |
| LVC MOS18_out                     | t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>     | Output configured as 1.8V buffer           | —    | 0.00 | —    | 0.00 | —    | 0.00 | —    | 0.00 | ns    |
| PCI_out                           | t <sub>BUF</sub> , t <sub>EN</sub> , t <sub>DIS</sub>     | Output configured as PCI compatible buffer | —    | 0.20 | —    | 0.20 | —    | 0.20 | —    | 0.20 | ns    |
| Slow Slew                         | t <sub>BUF</sub> , t <sub>EN</sub>                        | Output configured for slow slew rate       | —    | 1.00 | —    | 1.00 | —    | 1.00 | —    | 1.00 | ns    |

Note: Open drain timing is the same as corresponding LVC MOS timing.

Timing v.3.2

1. Refer to TN1004, [ispMACH 4000 Timing Model Design and Usage Guidelines](#) for information regarding use of these adders.

**ispMACH 4000V/B/C/Z Power Supply and NC Connections<sup>1</sup>**

| Signal                 | 44-pin TQFP <sup>2</sup> | 48-pin TQFP <sup>2</sup> | 56-ball csBGA <sup>3</sup>                        | 100-pin TQFP <sup>2</sup> | 128-pin TQFP <sup>2</sup> |
|------------------------|--------------------------|--------------------------|---------------------------------------------------|---------------------------|---------------------------|
| VCC                    | 11, 33                   | 12, 36                   | K2, A9                                            | 25, 40, 75, 90            | 32, 51, 96, 115           |
| VCCO0<br>VCCO (Bank 0) | 6                        | 6                        | F3                                                | 13, 33, 95                | 3, 17, 30, 41, 122        |
| VCCO1<br>VCCO (Bank 1) | 28                       | 30                       | E8                                                | 45, 63, 83                | 58, 67, 81, 94, 105       |
| GND                    | 12, 34                   | 13, 37                   | H3, C8                                            | 1, 26, 51, 76             | 1, 33, 65, 97             |
| GND (Bank 0)           | 5                        | 5                        | D3                                                | 7, 18, 32, 96             | 10, 24, 40, 113, 123      |
| GND (Bank 1)           | 27                       | 29                       | G8                                                | 46, 57, 68, 82            | 49, 59, 74, 88, 104       |
| NC                     | —                        | —                        | <b>4032Z:</b> A8, B10, E1,<br>E3, F8, F10, J1, K3 | —                         | —                         |

1. All grounds must be electrically connected at the board level. However, for the purposes of I/O current loading, grounds are associated with the bank shown.
2. Pin orientation follows the conventional order from pin 1 marking of the top side view and counter-clockwise.
3. Pin orientation A1 starts from the upper left corner of the top side view with alphabetical order ascending vertically and numerical order ascending horizontally.

**ispMACH 4032V/B/C and 4064V/B/C Logic Signal Connections:  
44-Pin TQFP (Cont.)**

| Pin Number | Bank Number | ispMACH 4032V/B/C |                | ispMACH 4064V/B/C |                |
|------------|-------------|-------------------|----------------|-------------------|----------------|
|            |             | GLB/MC/Pad        | ORP            | GLB/MC/Pad        | ORP            |
| 42         | 0           | A2                | A <sup>2</sup> | A4                | A <sup>2</sup> |
| 43         | 0           | A3                | A <sup>3</sup> | A6                | A <sup>3</sup> |
| 44         | 0           | A4                | A <sup>4</sup> | A8                | A <sup>4</sup> |

**ispMACH 4032V/B/C/Z and 4064V/B/C/Z Logic Signal Connections:  
48-Pin TQFP**

| Pin Number | Bank Number | ispMACH 4032V/B/C/Z |                 | ispMACH 4064V/B/C |                | ispMACH 4064Z |                |
|------------|-------------|---------------------|-----------------|-------------------|----------------|---------------|----------------|
|            |             | GLB/MC/Pad          | ORP             | GLB/MC/Pad        | ORP            | GLB/MC/Pad    | ORP            |
| 1          | -           | TDI                 | -               | TDI               | -              | TDI           | -              |
| 2          | 0           | A5                  | A <sup>5</sup>  | A10               | A <sup>5</sup> | A8            | A <sup>5</sup> |
| 3          | 0           | A6                  | A <sup>6</sup>  | A12               | A <sup>6</sup> | A10           | A <sup>6</sup> |
| 4          | 0           | A7                  | A <sup>7</sup>  | A14               | A <sup>7</sup> | A11           | A <sup>7</sup> |
| 5          | 0           | GND (Bank 0)        | -               | GND (Bank 0)      | -              | GND (Bank 0)  | -              |
| 6          | 0           | VCCO (Bank 0)       | -               | VCCO (Bank 0)     | -              | VCCO (Bank 0) | -              |
| 7          | 0           | A8                  | A <sup>8</sup>  | B0                | B <sup>0</sup> | B15           | B <sup>7</sup> |
| 8          | 0           | A9                  | A <sup>9</sup>  | B2                | B <sup>1</sup> | B12           | B <sup>6</sup> |
| 9          | 0           | A10                 | A <sup>10</sup> | B4                | B <sup>2</sup> | B10           | B <sup>5</sup> |
| 10         | 0           | A11                 | A <sup>11</sup> | B6                | B <sup>3</sup> | B8            | B <sup>4</sup> |
| 11         | -           | TCK                 | -               | TCK               | -              | TCK           | -              |
| 12         | -           | VCC                 | -               | VCC               | -              | VCC           | -              |
| 13         | -           | GND                 | -               | GND               | -              | GND           | -              |
| 14         | 0           | A12                 | A <sup>12</sup> | B8                | B <sup>4</sup> | B6            | B <sup>3</sup> |
| 15         | 0           | A13                 | A <sup>13</sup> | B10               | B <sup>5</sup> | B4            | B <sup>2</sup> |
| 16         | 0           | A14                 | A <sup>14</sup> | B12               | B <sup>6</sup> | B2            | B <sup>1</sup> |
| 17         | 0           | A15                 | A <sup>15</sup> | B14               | B <sup>7</sup> | B0            | B <sup>0</sup> |
| 18         | 0           | CLK1/I              | -               | CLK1/I            | -              | CLK1/I        | -              |
| 19         | 1           | CLK2/I              | -               | CLK2/I            | -              | CLK2/I        | -              |
| 20         | 1           | B0                  | B <sup>0</sup>  | C0                | C <sup>0</sup> | C0            | C <sup>0</sup> |
| 21         | 1           | B1                  | B <sup>1</sup>  | C2                | C <sup>1</sup> | C1            | C <sup>1</sup> |
| 22         | 1           | B2                  | B <sup>2</sup>  | C4                | C <sup>2</sup> | C2            | C <sup>2</sup> |
| 23         | 1           | B3                  | B <sup>3</sup>  | C6                | C <sup>3</sup> | C4            | C <sup>3</sup> |
| 24         | 1           | B4                  | B <sup>4</sup>  | C8                | C <sup>4</sup> | C6            | C <sup>4</sup> |
| 25         | -           | TMS                 | -               | TMS               | -              | TMS           | -              |
| 26         | 1           | B5                  | B <sup>5</sup>  | C10               | C <sup>5</sup> | C8            | C <sup>5</sup> |
| 27         | 1           | B6                  | B <sup>6</sup>  | C12               | C <sup>6</sup> | C10           | C <sup>6</sup> |
| 28         | 1           | B7                  | B <sup>7</sup>  | C14               | C <sup>7</sup> | C11           | C <sup>7</sup> |
| 29         | 1           | GND (Bank 1)        | -               | GND (Bank 1)      | -              | GND (Bank 1)  | -              |
| 30         | 1           | VCCO (Bank 1)       | -               | VCCO (Bank 1)     | -              | VCCO (Bank 1) | -              |
| 31         | 1           | B8                  | B <sup>8</sup>  | D0                | D <sup>0</sup> | D15           | D <sup>7</sup> |
| 32         | 1           | B9                  | B <sup>9</sup>  | D2                | D <sup>1</sup> | D12           | D <sup>6</sup> |

**ispMACH 4032V/B/C/Z and 4064V/B/C/Z Logic Signal Connections:  
48-Pin TQFP (Cont.)**

| Pin Number | Bank Number | ispMACH 4032V/B/C/Z |                   | ispMACH 4064V/B/C |                  | ispMACH 4064Z |                  |
|------------|-------------|---------------------|-------------------|-------------------|------------------|---------------|------------------|
|            |             | GLB/MC/Pad          | ORP               | GLB/MC/Pad        | ORP              | GLB/MC/Pad    | ORP              |
| 33         | 1           | B10                 | B <sup>^</sup> 10 | D4                | D <sup>^</sup> 2 | D10           | D <sup>^</sup> 5 |
| 34         | 1           | B11                 | B <sup>^</sup> 11 | D6                | D <sup>^</sup> 3 | D8            | D <sup>^</sup> 4 |
| 35         | -           | TDO                 | -                 | TDO               | -                | TDO           | -                |
| 36         | -           | VCC                 | -                 | VCC               | -                | VCC           | -                |
| 37         | -           | GND                 | -                 | GND               | -                | GND           | -                |
| 38         | 1           | B12                 | B <sup>^</sup> 12 | D8                | D <sup>^</sup> 4 | D6            | D <sup>^</sup> 3 |
| 39         | 1           | B13                 | B <sup>^</sup> 13 | D10               | D <sup>^</sup> 5 | D4            | D <sup>^</sup> 2 |
| 40         | 1           | B14                 | B <sup>^</sup> 14 | D12               | D <sup>^</sup> 6 | D2            | D <sup>^</sup> 1 |
| 41         | 1           | B15/GOE1            | B <sup>^</sup> 15 | D14/GOE1          | D <sup>^</sup> 7 | D0/GOE1       | D <sup>^</sup> 0 |
| 42         | 1           | CLK3/I              | -                 | CLK3/I            | -                | CLK3/I        | -                |
| 43         | 0           | CLK0/I              | -                 | CLK0/I            | -                | CLK0/I        | -                |
| 44         | 0           | A0/GOE0             | A <sup>^</sup> 0  | A0/GOE0           | A <sup>^</sup> 0 | A0/GOE0       | A <sup>^</sup> 0 |
| 45         | 0           | A1                  | A <sup>^</sup> 1  | A2                | A <sup>^</sup> 1 | A1            | A <sup>^</sup> 1 |
| 46         | 0           | A2                  | A <sup>^</sup> 2  | A4                | A <sup>^</sup> 2 | A2            | A <sup>^</sup> 2 |
| 47         | 0           | A3                  | A <sup>^</sup> 3  | A6                | A <sup>^</sup> 3 | A4            | A <sup>^</sup> 3 |
| 48         | 0           | A4                  | A <sup>^</sup> 4  | A8                | A <sup>^</sup> 4 | A6            | A <sup>^</sup> 4 |

**ispMACH 4032Z and 4064Z Logic Signal Connections: 56-Ball csBGA**

| Ball Number | Bank Number | ispMACH 4032Z   |                   | ispMACH 4064Z  |                  |
|-------------|-------------|-----------------|-------------------|----------------|------------------|
|             |             | GLB/MC/Pad      | ORP               | GLB/MC/Pad     | ORP              |
| B1          | -           | TDI             | -                 | TDI            | -                |
| C3          | 0           | A5              | A <sup>^</sup> 5  | A8             | A <sup>^</sup> 5 |
| C1          | 0           | A6              | A <sup>^</sup> 6  | A10            | A <sup>^</sup> 6 |
| D1          | 0           | A7              | A <sup>^</sup> 7  | A11            | A <sup>^</sup> 7 |
| D3          | 0           | GND (Bank 0)    | -                 | GND (Bank 0)   | -                |
| E3          | 0           | NC <sup>1</sup> | -                 | I <sup>1</sup> | -                |
| E1          | 0           | NC <sup>1</sup> | -                 | I <sup>1</sup> | -                |
| F3          | 0           | VCCO (Bank 0)   | -                 | VCCO (Bank 0)  | -                |
| F1          | 0           | A8              | A <sup>^</sup> 8  | B15            | B <sup>^</sup> 7 |
| G3          | 0           | A9              | A <sup>^</sup> 9  | B12            | B <sup>^</sup> 6 |
| G1          | 0           | A10             | A <sup>^</sup> 10 | B10            | B <sup>^</sup> 5 |
| H1          | 0           | A11             | A <sup>^</sup> 11 | B8             | B <sup>^</sup> 4 |
| J1          | 0           | NC              | -                 | I              | -                |
| K1          | -           | TCK             | -                 | TCK            | -                |
| K2          | -           | VCC             | -                 | VCC            | -                |
| H3          | -           | GND             | -                 | GND            | -                |
| K3          | -           | NC <sup>1</sup> | -                 | I <sup>1</sup> | -                |
| K4          | 0           | A12             | A <sup>^</sup> 12 | B6             | B <sup>^</sup> 3 |
| H4          | 0           | A13             | A <sup>^</sup> 13 | B4             | B <sup>^</sup> 2 |
| H5          | 0           | A14             | A <sup>^</sup> 14 | B2             | B <sup>^</sup> 1 |

**ispMACH 4064V/B/C/Z, 4128V/B/C/Z, 4256V/B/C/Z Logic Signal Connections: 100-Pin TQFP (Cont.)**

| Pin Number | Bank Number | ispMACH 4064V/B/C/Z |                | ispMACH 4128V/B/C/Z |                | ispMACH 4256V/B/C/Z |                |
|------------|-------------|---------------------|----------------|---------------------|----------------|---------------------|----------------|
|            |             | GLB/MC/Pad          | ORP            | GLB/MC/Pad          | ORP            | GLB/MC/Pad          | ORP            |
| 83         | 1           | VCCO (Bank 1)       | -              | VCCO (Bank 1)       | -              | VCCO (Bank 1)       | -              |
| 84         | 1           | D3                  | D <sup>3</sup> | H6                  | H <sup>3</sup> | P12                 | P <sup>3</sup> |
| 85         | 1           | D2                  | D <sup>2</sup> | H4                  | H <sup>2</sup> | P10                 | P <sup>2</sup> |
| 86         | 1           | D1                  | D <sup>1</sup> | H2                  | H <sup>1</sup> | P6                  | P <sup>1</sup> |
| 87         | 1           | D0/GOE1             | D <sup>0</sup> | H0/GOE1             | H <sup>0</sup> | P2/OE1              | P <sup>0</sup> |
| 88         | 1           | CLK3/I              | -              | CLK3/I              | -              | CLK3/I              | -              |
| 89         | 0           | CLK0/I              | -              | CLK0/I              | -              | CLK0/I              | -              |
| 90         | -           | VCC                 | -              | VCC                 | -              | VCC                 | -              |
| 91         | 0           | A0/GOE0             | A <sup>0</sup> | A0/GOE0             | A <sup>0</sup> | A2/GOE0             | A <sup>0</sup> |
| 92         | 0           | A1                  | A <sup>1</sup> | A2                  | A <sup>1</sup> | A6                  | A <sup>1</sup> |
| 93         | 0           | A2                  | A <sup>2</sup> | A4                  | A <sup>2</sup> | A10                 | A <sup>2</sup> |
| 94         | 0           | A3                  | A <sup>3</sup> | A6                  | A <sup>3</sup> | A12                 | A <sup>3</sup> |
| 95         | 0           | VCCO (Bank 0)       | -              | VCCO (Bank 0)       | -              | VCCO (Bank 0)       | -              |
| 96         | 0           | GND (Bank 0)        | -              | GND (Bank 0)        | -              | GND (Bank 0)        | -              |
| 97         | 0           | A4                  | A <sup>4</sup> | A8                  | A <sup>4</sup> | B2                  | B <sup>0</sup> |
| 98         | 0           | A5                  | A <sup>5</sup> | A10                 | A <sup>5</sup> | B6                  | B <sup>1</sup> |
| 99         | 0           | A6                  | A <sup>6</sup> | A12                 | A <sup>6</sup> | B10                 | B <sup>2</sup> |
| 100        | 0           | A7                  | A <sup>7</sup> | A14                 | A <sup>7</sup> | B12                 | B <sup>3</sup> |

\*This pin is input only.

**ispMACH 4128V/B/C Logic Signal Connections: 128-Pin TQFP**

| Pin Number | Bank Number | ispMACH 4128V/B/C |                 |
|------------|-------------|-------------------|-----------------|
|            |             | GLB/MC/Pad        | ORP             |
| 1          | 0           | GND               | -               |
| 2          | 0           | TDI               | -               |
| 3          | 0           | VCCO (Bank 0)     | -               |
| 4          | 0           | B0                | B <sup>0</sup>  |
| 5          | 0           | B1                | B <sup>1</sup>  |
| 6          | 0           | B2                | B <sup>2</sup>  |
| 7          | 0           | B4                | B <sup>3</sup>  |
| 8          | 0           | B5                | B <sup>4</sup>  |
| 9          | 0           | B6                | B <sup>5</sup>  |
| 10         | 0           | GND (Bank 0)      | -               |
| 11         | 0           | B8                | B <sup>6</sup>  |
| 12         | 0           | B9                | B <sup>7</sup>  |
| 13         | 0           | B10               | B <sup>8</sup>  |
| 14         | 0           | B12               | B <sup>9</sup>  |
| 15         | 0           | B13               | B <sup>10</sup> |
| 16         | 0           | B14               | B <sup>11</sup> |
| 17         | 0           | VCCO (Bank 0)     | -               |
| 18         | 0           | C14               | C <sup>11</sup> |

**ispMACH 4128V/B/C Logic Signal Connections: 128-Pin TQFP (Cont.)**

| Pin Number | Bank Number | ispMACH 4128V/B/C |      |
|------------|-------------|-------------------|------|
|            |             | GLB/MC/Pad        | ORP  |
| 62         | 1           | E10               | E^8  |
| 63         | 1           | E12               | E^9  |
| 64         | 1           | E14               | E^11 |
| 65         | 1           | GND               | -    |
| 66         | 1           | TMS               | -    |
| 67         | 1           | VCCO (Bank 1)     | -    |
| 68         | 1           | F0                | F^0  |
| 69         | 1           | F1                | F^1  |
| 70         | 1           | F2                | F^2  |
| 71         | 1           | F4                | F^3  |
| 72         | 1           | F5                | F^4  |
| 73         | 1           | F6                | F^5  |
| 74         | 1           | GND (Bank 1)      | -    |
| 75         | 1           | F8                | F^6  |
| 76         | 1           | F9                | F^7  |
| 77         | 1           | F10               | F^8  |
| 78         | 1           | F12               | F^9  |
| 79         | 1           | F13               | F^10 |
| 80         | 1           | F14               | F^11 |
| 81         | 1           | VCCO (Bank 1)     | -    |
| 82         | 1           | G14               | G^11 |
| 83         | 1           | G13               | G^10 |
| 84         | 1           | G12               | G^9  |
| 85         | 1           | G10               | G^8  |
| 86         | 1           | G9                | G^7  |
| 87         | 1           | G8                | G^6  |
| 88         | 1           | GND (Bank 1)      | -    |
| 89         | 1           | G6                | G^5  |
| 90         | 1           | G5                | G^4  |
| 91         | 1           | G4                | G^3  |
| 92         | 1           | G2                | G^2  |
| 93         | 1           | G0                | G^0  |
| 94         | 1           | VCCO (Bank 1)     | -    |
| 95         | 1           | TDO               | -    |
| 96         | 1           | VCC               | -    |
| 97         | 1           | GND               | -    |
| 98         | 1           | H14               | H^11 |
| 99         | 1           | H13               | H^10 |
| 100        | 1           | H12               | H^9  |
| 101        | 1           | H10               | H^8  |
| 102        | 1           | H9                | H^7  |
| 103        | 1           | H8                | H^6  |
| 104        | 1           | GND (Bank 1)      | -    |

**ispMACH 4128V and 4256V Logic Signal Connections: 144-Pin TQFP (Cont.)**

| Pin Number | Bank Number | ispMACH 4128V             |                 | ispMACH 4256V   |                |
|------------|-------------|---------------------------|-----------------|-----------------|----------------|
|            |             | GLB/MC/Pad                | ORP             | GLB/MC/Pad      | ORP            |
| 86         | 1           | F12                       | F <sup>9</sup>  | L8              | L <sup>4</sup> |
| 87         | 1           | F13                       | F <sup>10</sup> | L6              | L <sup>3</sup> |
| 88         | 1           | F14                       | F <sup>11</sup> | L4              | L <sup>2</sup> |
| 89         | 1           | NC <sup>2</sup>           | -               | I <sup>2</sup>  | -              |
| 90         | 1           | GND (Bank 1) <sup>1</sup> | -               | NC <sup>1</sup> | -              |
| 91         | 1           | VCCO (Bank 1)             | -               | VCCO (Bank 1)   | -              |
| 92         | 1           | NC <sup>2</sup>           | -               | I <sup>2</sup>  | -              |
| 93         | 1           | G14                       | G <sup>11</sup> | M2              | M <sup>1</sup> |
| 94         | 1           | G13                       | G <sup>10</sup> | M4              | M <sup>2</sup> |
| 95         | 1           | G12                       | G <sup>9</sup>  | M6              | M <sup>3</sup> |
| 96         | 1           | G10                       | G <sup>8</sup>  | M8              | M <sup>4</sup> |
| 97         | 1           | G9                        | G <sup>7</sup>  | M10             | M <sup>5</sup> |
| 98         | 1           | G8                        | G <sup>6</sup>  | M12             | M <sup>6</sup> |
| 99         | 1           | GND (Bank 1)              | -               | GND (Bank 1)    | -              |
| 100        | 1           | G6                        | G <sup>5</sup>  | N2              | N <sup>1</sup> |
| 101        | 1           | G5                        | G <sup>4</sup>  | N4              | N <sup>2</sup> |
| 102        | 1           | G4                        | G <sup>3</sup>  | N6              | N <sup>3</sup> |
| 103        | 1           | G2                        | G <sup>2</sup>  | N8              | N <sup>4</sup> |
| 104        | 1           | G1                        | G <sup>1</sup>  | N10             | N <sup>5</sup> |
| 105        | 1           | G0                        | G <sup>0</sup>  | N12             | N <sup>6</sup> |
| 106        | 1           | VCCO (Bank 1)             | -               | VCCO (Bank 1)   | -              |
| 107        | -           | TDO                       | -               | TDO             | -              |
| 108        | -           | VCC                       | -               | VCC             | -              |
| 109        | -           | GND                       | -               | GND             | -              |
| 110        | 1           | NC <sup>2</sup>           | -               | I <sup>2</sup>  | -              |
| 111        | 1           | H14                       | H <sup>11</sup> | O12             | O <sup>6</sup> |
| 112        | 1           | H13                       | H <sup>10</sup> | O10             | O <sup>5</sup> |
| 113        | 1           | H12                       | H <sup>9</sup>  | O8              | O <sup>4</sup> |
| 114        | 1           | H10                       | H <sup>8</sup>  | O6              | O <sup>3</sup> |
| 115        | 1           | H9                        | H <sup>7</sup>  | O4              | O <sup>2</sup> |
| 116        | 1           | H8                        | H <sup>6</sup>  | O2              | O <sup>1</sup> |
| 117        | 1           | NC <sup>2</sup>           | -               | I <sup>2</sup>  | -              |
| 118        | 1           | GND (Bank 1)              | -               | GND (Bank 1)    | -              |
| 119        | 1           | VCCO (Bank 1)             | -               | VCCO (Bank 1)   | -              |
| 120        | 1           | H6                        | H <sup>5</sup>  | P12             | P <sup>6</sup> |
| 121        | 1           | H5                        | H <sup>4</sup>  | P10             | P <sup>5</sup> |
| 122        | 1           | H4                        | H <sup>3</sup>  | P8              | P <sup>4</sup> |
| 123        | 1           | H2                        | H <sup>2</sup>  | P6              | P <sup>3</sup> |
| 124        | 1           | H1                        | H <sup>1</sup>  | P4              | P <sup>2</sup> |
| 125        | 1           | H0/GOE1                   | H <sup>0</sup>  | P2/GOE1         | P <sup>1</sup> |
| 126        | 1           | CLK3/I                    | -               | CLK3/I          | -              |
| 127        | 0           | GND (Bank 0)              | -               | GND (Bank 0)    | -              |
| 128        | 0           | CLK0/I                    | -               | CLK0/I          | -              |

**ispMACH 4128V and 4256V Logic Signal Connections: 144-Pin TQFP (Cont.)**

| Pin Number | Bank Number | ispMACH 4128V   |      | ispMACH 4256V  |     |
|------------|-------------|-----------------|------|----------------|-----|
|            |             | GLB/MC/Pad      | ORP  | GLB/MC/Pad     | ORP |
| 129        | -           | VCC             | -    | VCC            | -   |
| 130        | 0           | A0/GOE0         | A^0  | A2/GOE0        | A^1 |
| 131        | 0           | A1              | A^1  | A4             | A^2 |
| 132        | 0           | A2              | A^2  | A6             | A^3 |
| 133        | 0           | A4              | A^3  | A8             | A^4 |
| 134        | 0           | A5              | A^4  | A10            | A^5 |
| 135        | 0           | A6              | A^5  | A12            | A^6 |
| 136        | 0           | VCCO (Bank 0)   | -    | VCCO (Bank 0)  | -   |
| 137        | 0           | GND (Bank 0)    | -    | GND (Bank 0)   | -   |
| 138        | 0           | A8              | A^6  | B2             | B^1 |
| 139        | 0           | A9              | A^7  | B4             | B^2 |
| 140        | 0           | A10             | A^8  | B6             | B^3 |
| 141        | 0           | A12             | A^9  | B8             | B^4 |
| 142        | 0           | A13             | A^10 | B10            | B^5 |
| 143        | 0           | A14             | A^11 | B12            | B^6 |
| 144        | 0           | NC <sup>2</sup> | -    | I <sup>2</sup> | -   |

1. For device migration considerations, these NC pins are GND pins for I/O banks in ispMACH 4128V devices.

2. For device migration considerations, these NC pins are input signal pins in ispMACH 4256V devices.

**ispMACH 4256V/B/C/Z, 4384V/B/C, 4512V/B/C, Logic Signal Connections: 176-Pin TQFP**

| Pin Number | Bank Number | ispMACH 4256V/B/C/Z |     | ispMACH 4384V/B/C |     | ispMACH 4512V/B/C |     |
|------------|-------------|---------------------|-----|-------------------|-----|-------------------|-----|
|            |             | GLB/MC/Pad          | ORP | GLB/MC/Pad        | ORP | GLB/MC/Pad        | ORP |
| 1          | -           | NC                  | -   | NC                | -   | NC                | -   |
| 2          | -           | GND                 | -   | GND               | -   | GND               | -   |
| 3          | -           | TDI                 | -   | TDI               | -   | TDI               | -   |
| 4          | 0           | VCCO (Bank 0)       | -   | VCCO (Bank 0)     | -   | VCCO (Bank 0)     | -   |
| 5          | 0           | C14                 | C^7 | C14               | C^7 | C14               | C^7 |
| 6          | 0           | C12                 | C^6 | C12               | C^6 | C12               | C^6 |
| 7          | 0           | C10                 | C^5 | C10               | C^5 | C10               | C^5 |
| 8          | 0           | C8                  | C^4 | C8                | C^4 | C8                | C^4 |
| 9          | 0           | C6                  | C^3 | C6                | C^3 | C6                | C^3 |
| 10         | 0           | C4                  | C^2 | C4                | C^2 | C4                | C^2 |
| 11         | 0           | C2                  | C^1 | C2                | C^1 | C2                | C^1 |
| 12         | 0           | C0                  | C^0 | C0                | C^0 | C0                | C^0 |
| 13         | 0           | GND (Bank 0)        | -   | GND (Bank 0)      | -   | GND (Bank 0)      | -   |
| 14         | 0           | D14                 | D^7 | E14               | E^7 | G14               | G^7 |
| 15         | 0           | D12                 | D^6 | E12               | E^6 | G12               | G^6 |
| 16         | 0           | D10                 | D^5 | E10               | E^5 | G10               | G^5 |
| 17         | 0           | D8                  | D^4 | E8                | E^4 | G8                | G^4 |
| 18         | 0           | D6                  | D^3 | E6                | E^3 | G6                | G^3 |

**ispMACH 4256V/B/C, 4384V/B/C, 4512V/B/C Logic Signal Connections:  
256-Ball ftBGA/fpBGA (Cont.)**

| Ball Number | I/O Bank | ispMACH 4256V/B/C<br>128-I/O |                  | ispMACH 4256V/B/C<br>160-I/O |                  | ispMACH 4384V/B/C |                   | ispMACH 4512V/B/C |                   |
|-------------|----------|------------------------------|------------------|------------------------------|------------------|-------------------|-------------------|-------------------|-------------------|
|             |          | GLB/MC/Pad                   | ORP              | GLB/MC/Pad                   | ORP              | GLB/MC/Pad        | ORP               | GLB/MC/Pad        | ORP               |
| R5          | 0        | NC                           | -                | NC                           | -                | NC                | -                 | L4                | L <sup>^</sup> 1  |
| T5          | 0        | NC                           | -                | NC                           | -                | I2                | I <sup>^</sup> 1  | L8                | L <sup>^</sup> 2  |
| R6          | 0        | NC                           | -                | NC                           | -                | I0                | I <sup>^</sup> 0  | L12               | L <sup>^</sup> 3  |
| T6          | 0        | NC                           | -                | H14                          | H <sup>^</sup> 9 | G12               | G <sup>^</sup> 6  | M8                | M <sup>^</sup> 2  |
| N7          | 0        | NC                           | -                | H12                          | H <sup>^</sup> 8 | G14               | G <sup>^</sup> 7  | M12               | M <sup>^</sup> 3  |
| P7          | 0        | H14                          | H <sup>^</sup> 7 | H10                          | H <sup>^</sup> 7 | L14               | L <sup>^</sup> 7  | P14               | P <sup>^</sup> 7  |
| R7          | 0        | H12                          | H <sup>^</sup> 6 | H9                           | H <sup>^</sup> 6 | L12               | L <sup>^</sup> 6  | P12               | P <sup>^</sup> 6  |
| L8          | 0        | H10                          | H <sup>^</sup> 5 | H8                           | H <sup>^</sup> 5 | L10               | L <sup>^</sup> 5  | P10               | P <sup>^</sup> 5  |
| T7          | 0        | H8                           | H <sup>^</sup> 4 | H6                           | H <sup>^</sup> 4 | L8                | L <sup>^</sup> 4  | P8                | P <sup>^</sup> 4  |
| M8          | 0        | H6                           | H <sup>^</sup> 3 | H4                           | H <sup>^</sup> 3 | L6                | L <sup>^</sup> 3  | P6                | P <sup>^</sup> 3  |
| N8          | 0        | H4                           | H <sup>^</sup> 2 | H2                           | H <sup>^</sup> 2 | L4                | L <sup>^</sup> 2  | P4                | P <sup>^</sup> 2  |
| R8          | 0        | H2                           | H <sup>^</sup> 1 | H1                           | H <sup>^</sup> 1 | L2                | L <sup>^</sup> 1  | P2                | P <sup>^</sup> 1  |
| P8          | 0        | H0                           | H <sup>^</sup> 0 | H0                           | H <sup>^</sup> 0 | L0                | L <sup>^</sup> 0  | P0                | P <sup>^</sup> 0  |
| -           | -        | GND                          | -                | GND                          | -                | GND               | -                 | GND               | -                 |
| T8          | 0        | CLK1/I                       | -                | CLK1/I                       | -                | CLK1/I            | -                 | CLK1/I            | -                 |
| -           | 1        | GND (Bank 1)                 | -                | GND (Bank 1)                 | -                | GND (Bank 1)      | -                 | GND (Bank 1)      | -                 |
| N9          | 1        | CLK2/I                       | -                | CLK2/I                       | -                | CLK2/I            | -                 | CLK2/I            | -                 |
| -           | -        | VCC                          | -                | VCC                          | -                | VCC               | -                 | VCC               | -                 |
| P9          | 1        | I0                           | I <sup>^</sup> 0 | I0                           | I <sup>^</sup> 0 | M0                | M <sup>^</sup> 0  | AX0               | AX <sup>^</sup> 0 |
| R9          | 1        | I2                           | I <sup>^</sup> 1 | I1                           | I <sup>^</sup> 1 | M2                | M <sup>^</sup> 1  | AX2               | AX <sup>^</sup> 1 |
| T9          | 1        | I4                           | I <sup>^</sup> 2 | I2                           | I <sup>^</sup> 2 | M4                | M <sup>^</sup> 2  | AX4               | AX <sup>^</sup> 2 |
| T10         | 1        | I6                           | I <sup>^</sup> 3 | I4                           | I <sup>^</sup> 3 | M6                | M <sup>^</sup> 3  | AX6               | AX <sup>^</sup> 3 |
| R10         | 1        | I8                           | I <sup>^</sup> 4 | I6                           | I <sup>^</sup> 4 | M8                | M <sup>^</sup> 4  | AX8               | AX <sup>^</sup> 4 |
| M9          | 1        | I10                          | I <sup>^</sup> 5 | I8                           | I <sup>^</sup> 5 | M10               | M <sup>^</sup> 5  | AX10              | AX <sup>^</sup> 5 |
| P10         | 1        | I12                          | I <sup>^</sup> 6 | I9                           | I <sup>^</sup> 6 | M12               | M <sup>^</sup> 6  | AX12              | AX <sup>^</sup> 6 |
| L9          | 1        | I14                          | I <sup>^</sup> 7 | I10                          | I <sup>^</sup> 7 | M14               | M <sup>^</sup> 7  | AX14              | AX <sup>^</sup> 7 |
| N10         | 1        | NC                           | -                | I12                          | I <sup>^</sup> 8 | BX14              | BX <sup>^</sup> 7 | DX0               | DX <sup>^</sup> 0 |
| T11         | 1        | NC                           | -                | I14                          | I <sup>^</sup> 9 | BX12              | BX <sup>^</sup> 6 | DX4               | DX <sup>^</sup> 1 |
| R11         | 1        | NC                           | -                | NC                           | -                | P0                | P <sup>^</sup> 0  | EX0               | EX <sup>^</sup> 0 |
| T12         | 1        | NC                           | -                | NC                           | -                | P2                | P <sup>^</sup> 1  | EX4               | EX <sup>^</sup> 1 |
| N12         | 1        | NC                           | -                | NC                           | -                | NC                | -                 | EX8               | EX <sup>^</sup> 2 |
| -           | 1        | VCCO (Bank 1)                | -                | VCCO (Bank 1)                | -                | VCCO (Bank 1)     | -                 | VCCO (Bank 1)     | -                 |
| -           | 1        | GND (Bank 1)                 | -                | GND (Bank 1)                 | -                | GND (Bank 1)      | -                 | GND (Bank 1)      | -                 |
| R12         | 1        | NC                           | -                | NC                           | -                | NC                | -                 | EX12              | EX <sup>^</sup> 3 |
| T13         | 1        | NC                           | -                | J0                           | J <sup>^</sup> 0 | BX10              | BX <sup>^</sup> 5 | DX8               | DX <sup>^</sup> 2 |
| P12         | 1        | NC                           | -                | J1                           | J <sup>^</sup> 1 | BX8               | BX <sup>^</sup> 4 | DX12              | DX <sup>^</sup> 3 |
| M10         | 1        | J0                           | J <sup>^</sup> 0 | J2                           | J <sup>^</sup> 2 | N0                | N <sup>^</sup> 0  | BX0               | BX <sup>^</sup> 0 |
| R13         | 1        | J2                           | J <sup>^</sup> 1 | J4                           | J <sup>^</sup> 3 | N2                | N <sup>^</sup> 1  | BX2               | BX <sup>^</sup> 1 |
| L10         | 1        | J4                           | J <sup>^</sup> 2 | J6                           | J <sup>^</sup> 4 | N4                | N <sup>^</sup> 2  | BX4               | BX <sup>^</sup> 2 |
| T14         | 1        | J6                           | J <sup>^</sup> 3 | J8                           | J <sup>^</sup> 5 | N6                | N <sup>^</sup> 3  | BX6               | BX <sup>^</sup> 3 |
| M11         | 1        | J8                           | J <sup>^</sup> 4 | J9                           | J <sup>^</sup> 6 | N8                | N <sup>^</sup> 4  | BX8               | BX <sup>^</sup> 4 |

**ispMACH 4256V/B/C, 4384V/B/C, 4512V/B/C Logic Signal Connections:  
256-Ball ftBGA/fpBGA (Cont.)**

| Ball Number | I/O Bank | ispMACH 4256V/B/C<br>128-I/O |                | ispMACH 4256V/B/C<br>160-I/O |                | ispMACH 4384V/B/C |                | ispMACH 4512V/B/C |                |
|-------------|----------|------------------------------|----------------|------------------------------|----------------|-------------------|----------------|-------------------|----------------|
|             |          | GLB/MC/Pad                   | ORP            | GLB/MC/Pad                   | ORP            | GLB/MC/Pad        | ORP            | GLB/MC/Pad        | ORP            |
| E7          | 0        | NC                           | -              | B1                           | B <sup>1</sup> | F8                | F <sup>4</sup> | D12               | D <sup>3</sup> |
| A3          | 0        | B0                           | B <sup>0</sup> | B2                           | B <sup>2</sup> | B0                | B <sup>0</sup> | B0                | B <sup>0</sup> |
| F7          | 0        | B2                           | B <sup>1</sup> | B4                           | B <sup>3</sup> | B2                | B <sup>1</sup> | B2                | B <sup>1</sup> |
| B4          | 0        | B4                           | B <sup>2</sup> | B6                           | B <sup>4</sup> | B4                | B <sup>2</sup> | B4                | B <sup>2</sup> |
| C5          | 0        | B6                           | B <sup>3</sup> | B8                           | B <sup>5</sup> | B6                | B <sup>3</sup> | B6                | B <sup>3</sup> |
| A2          | 0        | B8                           | B <sup>4</sup> | B9                           | B <sup>6</sup> | B8                | B <sup>4</sup> | B8                | B <sup>4</sup> |
| E6          | 0        | B10                          | B <sup>5</sup> | B10                          | B <sup>7</sup> | B10               | B <sup>5</sup> | B10               | B <sup>5</sup> |
| B3          | 0        | B12                          | B <sup>6</sup> | B12                          | B <sup>8</sup> | B12               | B <sup>6</sup> | B12               | B <sup>6</sup> |
| C4          | 0        | B14                          | B <sup>7</sup> | B14                          | B <sup>9</sup> | B14               | B <sup>7</sup> | B14               | B <sup>7</sup> |
| D4          | 0        | NC                           | -              | NC                           | -              | D10               | D <sup>5</sup> | F0                | F <sup>0</sup> |
| E5          | 0        | NC                           | -              | NC                           | -              | D8                | D <sup>4</sup> | F2                | F <sup>1</sup> |
| -           | -        | VCC                          | -              | VCC                          | -              | VCC               | -              | VCC               | -              |
| -           | -        | -                            | -              | -                            | -              | GND               | -              | GND               | -              |
| -           | 0        | -                            | -              | -                            | -              | GND (Bank 0)      | -              | GND (Bank 0)      | -              |

Note: VCC, VCCO and GND are tied together to their respective common signal on the package substrate. See Power Supply and NC Connections table for VCC/ VCCO/GND pin definitions.